



Title	Fabrication and characterization of a GaAs-based three-terminal nanowire junction device controlled by double Schottky wrap gates
Author(s)	Nakamura, Tatsuya; Kasai, Seiya; Shiratori, Yuta; Hashizume, Tamotsu
Citation	Applied Physics Letters, 90(10), 102104 https://doi.org/10.1063/1.2711374
Issue Date	2007-03
Doc URL	http://hdl.handle.net/2115/20120
Type	article
Note	Copyright © 2007 American Institute of Physics
File Information	APL90.pdf



[Instructions for use](#)

Fabrication and characterization of a GaAs-based three-terminal nanowire junction device controlled by double Schottky wrap gates

Tatsuya Nakamura,^{a)} Seiya Kasai,^{b)} Yuta Shiratori, and Tamotsu Hashizume

Research Center for Integrated Quantum Electronics, Hokkaido University, North 13, West 8, Kita-ku, Sapporo 060-8628, Japan and Graduate School of Information Science and Technology, Hokkaido University, North 14, West 9, Kita-ku, Sapporo 060-0814, Japan

(Received 19 December 2006; accepted 29 January 2007; published online 6 March 2007)

A three-terminal nanowire junction device controlled by double nanometer-sized Schottky wrap gates (WPGs), which control left and right branches independently, are fabricated utilizing AlGaAs/GaAs etched nanowires and characterized experimentally. Fabricated device exhibits clear nonlinear characteristics of output voltage at the center terminal by applying voltages to left and right terminals in push-pull fashion. Applying asymmetric gate voltages to left and right WPGs provides clear asymmetry in the output voltage. The nonlinearity in the low voltage regions is greatly enhanced by squeezing both left and right branches using WPGs. © 2007 American Institute of Physics. [DOI: 10.1063/1.2711374]

Recently, nanowires have attracted much attention for the next-generation nanodevice materials. Nanowire junctions are important building blocks for nanowire-based devices and their integrated circuits. Rich functionalities were expected theoretically in these systems due to the ballistic transport of carriers¹ and self gating.² Clear nonlinear characteristics have been observed in three-terminal nanowire junctions of III-V compound semiconductors^{3,4} and carbon nanotubes,⁵ even at room temperature. In addition, capability of their high-speed operation has been demonstrated experimentally.^{4,6} Their application to logic circuits has been also intensively investigated.^{7,8} In this letter, we fabricate and characterize a GaAs-based three-terminal nanowire junction device, in which two branches can be controlled independently by nanometer-sized Schottky wrap gates (WPGs), in order to control the nonlinear characteristics toward nanowire-based circuits and systems.

Figure 1(a) shows a scanning electron microscopy (SEM) image of a fabricated device. The device had a T-branch nanowire junction formed on an AlGaAs/GaAs heterostructure wafer by electron beam lithography and wet chemical etching. Geometrical nanowire width W_{geo} was 560 nm. Nanowire lengths for left and right branches were 3 μm and that for a center branch was 2.6 μm . Cr/Au Schottky WPGs of 400 nm gate lengths were formed on the left and right branches. The WPG wrapped around a nanowire can squeeze effective nanowire width W_{eff} , and one-dimensional channel is formed under suitable gate voltage.⁹ Measured mobility and the sheet carrier density of the unprocessed wafer at room temperature (RT) were 7100 $\text{cm}^2/\text{V s}$ and $7.8 \times 10^{11} \text{ cm}^{-2}$, respectively. WPG-controlled nanowire branches of the fabricated device could operate as conventional field effect transistors, as shown in Fig. 1(b). They showed good gate control characteristics and operated similarly to each other. Their threshold voltages for nanowire channel pinch off were -0.9 V . In this study, all measurements were carried out at RT.

Figure 2 shows measured output voltages at the center terminal, V_C , by applying voltages to the left and right terminals, V_L and V_R , respectively, in push-pull fashion, namely, $V_R = -V_L$. When left and right WPG voltages V_{GL} and V_{GR} , respectively, were kept at 0 V, V_C showed bell-like curves and was always negative as shown in Fig. 2, indicated by dashed lines. We also fabricated and characterized a three-terminal device without WPGs and similar characteristic was obtained. Next, V_C was measured by changing V_{GL} while keeping V_{GR} at 0 V. Obtained $V_C - V_L$ curves are shown in Fig. 2(a). Asymmetric feature was clearly introduced by applying negative voltages to the left WPG. When $|V_L|$




FIG. 1. (a) SEM image of a fabricated three-terminal nanowire junction device with double WPGs and (b) I - V characteristics for left and right branches controlled by WPGs.

^{a)}Electronic mail: nakamura@rciqe.hokudai.ac.jp

^{b)}Electronic mail: kasai@rciqe.hokudai.ac.jp




FIG. 2. Output voltage at the center terminal as a function of the left terminal voltage for changing (a) left and (b) right hand side WPG voltages, respectively. Here, V and $-V$ are applied to the left and right terminals in push-pull fashion. The insets show measurement setups.

< 0.6 V, the asymmetry became remarkable as decrease of V_{GL} . Squeezing the left branch by further decreasing V_{GL} to the threshold voltage, peak positions of V_C curves slightly shifted toward negative. At the same time, the top of the peaks increased and became positive. Observed asymmetric characteristics were clearer than those in previously reported devices with side gates¹⁰ or top gates.³ When $|V_L| > 0.6$ V, V_C turned to hardly depend on the left WPG voltage and it remained almost same to the curve at $V_{GL} = 0$ V. Similar behaviors were obtained by changing V_{GR} while keeping V_{GL} at 0 V, as shown in Fig. 2(b), however, left and right sides of the curves were reversed symmetrically. Observed V_C peak heights in Fig. 2(b) were a little bit smaller than those in Fig. 2(a), which seemed due to unintentionally slight shift of WPGs alignment, as shown in Fig. 1(a).

In the case of $V_{GL} = V_{GR} = 0$ V, the parabolic curves in the low voltage region was similar to those in the ballistic transport domain as explained by Xu.¹ The mean free path of electron, l_e , in the present device was 100 nm and it was shorter than the geometrical junction size. However, devices with wide nanowire width of 720 nm were tested and the nonlinearity of V_C was found weakened, indicating that our devices still had size dependence of the nonlinear characteristics. To clarify the mechanism of the observed nonlinearity, it is necessary to characterize the operation as a function of l_e by decreasing temperature from diffusive to ballistic transport regime. It is now under preparation.

Increasing $|V_L|$ larger than 0.6 V, V_C curves became almost linear. This behavior was also reported by Mateos *et al.*,¹¹ and was explained by the concentration of electric field and decrease of conductance in the positively biased branch




FIG. 3. (a) Output voltage at the center terminal as a function of the left terminal voltage when common gate voltage V_G was applied to two WPGs. The insets show schematics of possible potential diagrams in the junctions. (b) Evaluated curvature α as a function of WPG voltage.

due to intervalley scattering of electrons. Experimentally observed features for applying asymmetric WPG voltages in Fig. 2 also corresponded to the theoretical prediction by Xu,¹² where larger lateral confinement potential in the left branch than that in the right branch resulted in the shift of the peak position to negative in V_L and the increase of the peak top. It is noted that V_C curves both in Figs. 2(a) and 2(b) were modulated largely by the WPG on the positively biased branch in our device. This indicated that V_C was controlled mostly by the situation in the positively biased branch. Several shoulders were seen around $V_L = 1.5$ V in Fig. 2(b), however, they were unstable and irreproducible. The reason is not known yet.

Figure 3(a) shows output voltages as a function of V_L by applying same gate voltages to both two WPGs, $V_{GL} = V_{GR} = V_G$. In this operation, almost symmetric curves were obtained. When $|V_L| < 0.6$ V, curvature of the output voltage became sharper as decreasing V_G . Observed curves were quite similar to those by the combination of V_C curves for $V_L > 0$ V in Fig. 2(a) and those for $V_L < 0$ V in Fig. 2(b). This fact again indicated that V_C was controlled by the condition in the positively biased branch. To evaluate the nonlinearity of outputs, V_C curves in the low voltage region were fitted by the theoretical curve for the ballistic regime,¹ $V_C = -\alpha V_L^2/2$, where α is constant. Large α is preferable for device and circuit applications because sharp output curve corresponds to high voltage signal transfer efficiency. The obtained α is plotted as a function of WPG voltage in Fig. 3(b). It was found that α increased by the decrease of WPG voltage and it rapidly changed when V_G was around -0.8 V. α of 18 was obtained at $V_G = -1$ V. This value is higher than that evaluated for the top-gate device at 200 K.³ The theory¹ indicates that α increases as the decrease of Fermi energy in the junction, E_F , by $\alpha \propto 1/E_F$. Assuming that the operation of the present device obeys the theory, the obtained results are qualitatively consistent with the theory, since WPGs can decrease E_F in the junction by lateral depletion from the gate

edges. The rapid increase of α around -0.8 V indicates that E_F decreases largely by the WPGs.

It should be mentioned that double WPG configuration provides another mechanism to increase α due to the formation of asymmetric potential barriers in the left and right branches by WPGs with same gate voltage. Voltage difference between the positively biased terminal and the WPG was $V_G - |V_L|$, although that for the negatively biased branch was $V_G + |V_L|$. Then, barrier potential under the WPG in the former is relatively larger than that in the latter, as schematically shown in the insets of Fig. 3(a). This can also explain that V_C is mostly controlled by the WPG on the positively biased branch. Because a larger barrier results in smaller conductance, V_C comes to follow the voltage in the negatively biased branch by $V_C = [(G_L - G_R)/(G_L + G_R)]V_L$, where G_L and G_R are conductances in left and right branches, respectively. Additionally, V_C curves still followed the potential in the negatively biased branch even when the electron channel in the positively biased branch was nearly pinched off. In this case, the observed behavior can be reasonably understood by the model that the center branch is connected with the left and right branches capacitively. Then V_C is given by $[(C_L - C_R)/(C_L + C_R)]V_L$, where C_L and C_R are capacitances in left and right branches, respectively. Again, larger potential barrier in the positively biased branch results in smaller capacitance, resulting in $V_C < 0$ V. This effect can coexist with previously reported mechanisms for the nonlinear characteristics. Therefore, the double WPG configuration

is useful to enhance nonlinear characteristics of three-terminal nanowire junction devices.

This work is supported in part by 21COE program, "Meme-media Technology Approach to the R&D of next-generation ITs," Grant-in-Aid (17686028 and 18651074) from MEXT, Japan, and FY2004 Industrial Tech. Res. Grant Program from NEDO, Japan.

¹H. Q. Xu, Appl. Phys. Lett. **78**, 2064 (2001).

²J.-O. J. Wesström, Phys. Rev. Lett. **82**, 2564 (1999).

³I. Shorubalko, H. Q. Xu, I. Maximov, P. Omiling, L. Samuelson, and W. Seifert, Appl. Phys. Lett. **79**, 1384 (2001).

⁴L. Worschech, A. Schliemann, S. Reitzenstein, P. Hartmann, and A. Forchel, Microelectron. Eng. **63**, 217 (2002).

⁵C. Papadopoulos, A. Rakitin, J. Li, A. S. Vedenev, and J. M. Xu, Phys. Rev. Lett. **85**, 3476 (2000).

⁶L. Bednarz, Rashim, B. Hackens, G. Farhi, V. Bayot, and I. Hynene, IEEE Trans. Nanotechnol. **4**, 576 (2005).

⁷S. Reitzenstein, L. Worschech, and A. Forchel, IEEE Electron Device Lett. **24**, 625 (2003).

⁸H. Q. Xu, I. Shorubalko, D. Wallin, I. Maximov, P. Omiling, L. Samuelson, and W. Seifert, IEEE Electron Device Lett. **25**, 164 (2004).

⁹S. Kasai, K. Jinushi, H. Tomozawa, and H. Hasegawa, Jpn. J. Appl. Phys., Part 1 **36**, 1678 (1997).

¹⁰L. Worschech, H. Q. Xu, A. Forchel, and L. Samuelson, Appl. Phys. Lett. **79**, 3287 (2001).

¹¹J. Mateos, B. G. Vasallo, D. Pardo, T. González, E. Pichonat, J.-S. Galloo, S. Bollaert, Y. Roelens, and A. Cappy, IEEE Electron Device Lett. **25**, 235 (2004).

¹²H. Q. Xu, Physica E (Amsterdam) **13**, 942 (2002).