Title	Design and fabrication of 2.4 GHz pre-biased rectifier
Author(s)	Otsu, Yutaro; Kubo, Keishi; Ikebe, Masayuki; Sano, Eiichi
Citation	Analog integrated Circuits and Signal Processing, 79(2), 301-307 https://doi.org/10.1007/s10470-014-0256-6
Issue Date	2014-05
Doc URL	http://hdl.handle.net/2115/58540
Rights	The final publication is available at link.springer.com
Type	article (author version)
File Information	AICSP79-2 301-307.pdf

[Instructions for use](#)

Design and fabrication of 2.4 GHz pre-biased rectifier

Yutaro Otsu†, Keishi Kubo†, Masayuki Ikebe*, and Eiichi Sano†

†Research Center for Integrated Quantum Electronics, Hokkaido University, Sapporo 060–8628 Japan

*Graduate School of Information Science and Technology, Hokkaido University, Sapporo 060–0814

Japan

Tel: +81-11-706-6874, Fax: +81-11-706-6004

E-mail: esano@rciqe.hokudai.ac.jp

Abstract—A 2.4 GHz rectifier operating in a region of low RF input power was developed. The rectifier has a cross-coupled bridge configuration and is driven by a differential RF input signal. Since a rectifier needs an RF signal higher than the threshold voltage of transistors, we introduced a pre-biasing circuit to compensate for the threshold voltage. A low-voltage digital circuit, subthreshold voltage regulator, and low-power level shifter were introduced for reducing the power consumption of the pre-biasing circuit and increasing the driving voltage for the switches at the same time. The circuit simulations revealed that the pre-biasing circuit was effective in a low RF input power region. However, the output voltage was degraded in a high power region. Then, we combined the pre-biased rectifier in parallel with a non-biased rectifier. Three types of rectifiers consisting of LC matching circuits, 3-stage rectifier cells, and biasing circuits were designed and fabricated using a 0.18- μm mixed signal/RF CMOS process with one poly and six metal layers. The fabricated pre-biased rectifier operated in a region of RF input power of less than -15 dBm, while the non-biased rectifier could not operate in this region. The parallel combination of pre-biased and non-biased rectifiers effectively solved the drawback of the pre-biased rectifier in a high RF input power region.

Keywords: rectifier, sensor network, 2.4 GHz, RF, low-power pulse generator, subthreshold CMOS

1. Introduction

Recently, wireless sensor networks (WSNs) and radio frequency identification (RFID) tags have attracted much attention towards the realization of a ubiquitous network society. A wireless sensor node consists of a sensor, analog-to-digital converter, digital signal processor, and wireless transceiver. Much work has been done for achieving small, low cost, and low power consumption sensor nodes. The power consumption of the node is one of the most crucial problems to be solved because individual node battery replacement is impractical due to deployment of many nodes and/or inaccessible nodes [1-3]. An ideal solution is to operate wireless sensor nodes with electric energy converted from solar, thermal, and vibration energy in the environment. In the meantime, however, such energy harvesting technology is limited to only specific applications. A realistic solution is a combination of a rechargeable battery and energy harvesting for extending the battery lifetime [4]. RF power feeding from base stations where the RF signal is converted to DC power with a rectifier is an attractive method [1, 2]. Schottky diodes have been used for achieving highly efficient rectifiers [5]. Since Schottky diodes cannot be fabricated using the standard CMOS process and the other circuits in a sensor node are fabricated using the CMOS process, a diode should be made by connecting the gate and drain of a MOS transistor. The most critical problem in the diode-connected MOS transistor is a drastic reduction in the conversion efficiency when the amplitude of the input RF signal is less than the threshold voltage V_{th} of the transistor. Several methods have been devised for solving this problem. Yao *et al.* used transistors with ultralow V_{th} in 0.35- μm CMOS process [6], while Le *et al.* reduced V_{th} by injecting the charge via Fowler-Nordheim tunneling [1]. However, these methods are not available in the standard CMOS process. V_{th} cancelling with self-biasing [2, 7, 8] and external biasing [9] simply and effectively increase the conversion efficiency. Despite those efforts, the minimum detectable RF input power of around -20 dBm is still high. A rectifier can also be used as an envelope detector in a wake-up receiver. However, the sensitivity of the detector [10] is quite low compared with other wake-up receivers [3].

In this paper, we propose a pre-biased rectifier to improve the minimum detectable RF input power based on the differential-drive CMOS rectifier [8]. A carrier frequency of 2.4 GHz is used here because a small antenna of 2 cm can be used in this frequency region [11].

2. Circuit configuration

As mentioned in the previous section, the DC output voltage degrades drastically when the peak voltage of the input RF signal is less than the threshold voltage V_{th} of the MOSFET. To solve this problem, we used a pre-biasing technique with the differential-drive CMOS rectifier proposed by Kotani *et al.* [8]. In principle, the pre-biasing circuit operates with the energy generated by the rectifier itself. In this paper, however, an external voltage source was used to drive the pre-biasing circuit for simplifying the proof of

the concept.

2.1 Basic rectifier cell

Figure 1(a) shows the basic cell of the differential-drive CMOS rectifier proposed by Kotani *et al.* [8]. The input node DC_{in} was grounded for operating the basic cell as a one-stage rectifier. When RF_+ was positive and RF_- was negative, the on-resistances of pMOS MP_1 and nMOS MN_2 were low while those of MP_2 and MN_1 were high. On the other hand, when RF_+ was negative and RF_- was positive, the on-resistances of MP_1 and MN_2 were high while those of MP_2 and MN_1 were low. As these two states were repeated, the potential of DC_{out} gradually increased. At the same time, the average potential of V_1 and V_2 were almost the same as half the potential of DC_{out} , which effectively compensated the V_{th} of the transistors. To improve the minimum detectable RF input power, we introduce a pre-biasing circuit into a modified version of the original rectifier. Figures 1(b) and 1(c) show the basic cell of our pre-biased rectifier and the pulse waveform driving the switches. For simplifying the biasing scheme, only nMOS's were used instead of the original CMOS configuration. At the start, the switches SW1 and SW1' were closed while SW2 and SW2' were open. In this period, the gate nodes of the transistors were charged. Rectifying started by turning off SW1 and SW1' and turning on SW2 and SW2'. The on-resistances of SW2 and SW2' should be low enough to lower the RF signal loss.

Note that the RF input signal was not rectified during the gate charging period. Therefore, the gate charging period should be as short as possible. In addition, the power consumption of the pulse generator for controlling the switches should be as low as possible.

2.2 Pulse generator

A low duty cycle, low power consumption, and high driving voltage for the switches were required for the pulse generator. The block diagram of the pulse generator is shown in Fig. 2. A driving voltage of 1.5 V was used to reduce the on-resistances of the switches, while low-voltage digital circuits were introduced to reduce the power consumption as well as the duty cycle of the pulse. A voltage regulator was used to generate the supply voltage V_{DDL} of 0.5 V for the digital circuits. A pulse train was generated with NAND operation of two outputs from two successive inverter stages in a 9-stage ring oscillator, as shown in Fig. 2. The level shifter increased the pulse amplitude from 0.5 V to 1.5 V.

Figure 3 shows the circuit diagram for the voltage regulator. The voltage V_{DDL} was kept the same as the gate voltage of M_1, V_{ref} , generated with a pMOS ladder circuit. To reduce the power consumption, a subthreshold op-amp was used [12]. In the op-amp, the gate of the current source M_2 was grounded, and the operating current was controlled by changing the gate width of M_2 . The supply voltage V_{DDL} might deviate from the designed value due to V_{th} variations of the MOSFETs. Since precise control of the period

of the pulses was not needed, this deviation was not significant.

Figure 4 shows the circuit configuration of the level shifter used in this study. To simplify the circuit topology of the original level shifter proposed by Osaki *et al.* [13], the feedback path from the output to the logic error correction circuits and the current path for the fall-transition were eliminated. Although the delay for the fall transition was higher than that in the original level shifter, the simplified level shifter could be used in our pulse generator.

3. Design and fabrication

We designed and fabricated 3-stage pre-biased rectifiers in a 0.18- μm mixed signal/RF CMOS process with one poly and six metal layers. Figure 5 shows a circuit diagram of the entire rectifier. We used an Advanced Design System (ADS) circuit simulator with a process design kit (PDK) provided by the CMOS foundry. An LC matching circuit was designed to maximize the RF input amplitude supplied to the rectifier cells [2]. The S parameters for the long metal lines (pads to inductors and inductors to rectifier, see Fig. 8) in the LC matching circuit were calculated with an electromagnetic field simulator (ADS Momentum) and used in the circuit simulations. The other parasitic capacitances were not taken into account in the simulations. Figure 6 shows the simulation results for the output waveforms from the pulse generator and rectifier with a 1-M Ω resistive load, where the RF input power and bias voltage were -10 dBm and 0.4 V. After the pre-biasing when V_{pulse} was high, the output voltage of the rectifier, V_{out} , rapidly increased.

Figure 7 shows the dependences of the rectified DC output voltage V_{out} on the RF input power for non-biased, pre-biased, and combined rectifiers. The output voltage for the non-biased rectifier drastically degraded below an input power of -15 dBm, while the pre-biased rectifier operated successfully. However, the output voltage of the pre-biased rectifier was lower than that of the non-biased rectifier for an input power higher than -10 dBm. This was caused by the backward leakage current. Hence, we combined the pre-biased and non-biased rectifiers in parallel connection. The combination effectively improved the performance of the pre-biased rectifier in the high input power region, as shown in Fig. 7. The output voltage of the combined rectifier was almost the same as that of the non-biased rectifier. Figure 8 shows a microphotograph of the combined rectifier with a size of 1.0 mm $\times$ 1.3 mm including probing pads.

4. Measurement results

The fabricated circuits were measured by on-wafer probing. Figure 9 shows the input return loss S_{11} for the combined rectifier measured with a vector network analyzer. The minimum S_{11} frequency for the fabricated rectifier shifted from the designed value to the lower value. The wave characteristics above 3 GHz were caused by insufficient calibration.

A continuous wave at 2.4 GHz from a microwave synthesizer was modulated at 1 kHz with a mixer and single-to-balance conversion was performed with a balun. The load resistance was fixed to 1 M Ω (the load in the oscilloscope used). The input and output waveforms for the combined rectifier with a pre-bias voltage V_{bias} of 0.4 V is shown in Fig. 10. Rectification from RF to DC was successfully achieved. The measured pulse train from the generator is shown in Fig.11. The pulse repetition frequency was 9 kHz, and the power consumption was 18.5 nW from the 1.5 V power supply V_{DDH} . The pulse generator operated with a pulse repetition frequency of 1.1 kHz and a power consumption of 1.8 nW under a V_{DDH} of 1.0 V. No degradation in the rectified DC voltage was observed when V_{DDH} varied from 1.5 to 1.0 V.

Figure 12 shows the dependences of the DC output voltages V_{out} on the RF input power P_{in} for non-biased, pre-biased, and combined rectifiers, where P_{in} was calculated from the waveform measured with the oscilloscope. The non-biased rectifier could not operate in the region where P_{in} was less than -15dBm. On the other hand, the pre-biased and combined rectifiers with pre-bias voltage V_{bias} of 0.4 V successfully operated in the power region. In addition, the output voltage of the combined rectifier exceeded that of the pre-biased rectifier in the region where P_{in} was higher than -12 dBm. These experimental results qualitatively matched the simulation results shown in Fig. 7. However, the measured DC output voltages were about half the designed voltages. The reasons for these results were suggested by the matching frequency shift shown in Fig. 9. The amplitude at the input node of the rectifier cells might decrease in the experiment due to the resonance frequency shift. The break even P_{in} , at which the rectified DC power equaled the power consumption in the pulse generator, was around -20 dBm. More stringent optimization of the circuit parameters will produce a higher output voltage and decrease the break even RF input power. The dependence of the DC output voltage on the pre-bias voltage V_{bias} for the pre-biased rectifier is shown in Fig. 13, where P_{in} was -18 dBm. A bias of around 0.4 V produced the highest output voltages for both pre-biased and combined rectifiers. This optimum bias was slightly lower than the V_{th} of nMOS in the 0.18- μ m CMOS process. For a bias voltage higher than the optimum value, increased backward leakage current deteriorated the rectification efficiency. This bias voltage approximately matched the peak voltage of the input RF signal for the non-biased rectifier at which point the DC output voltage rapidly increased.

Table I compares the fabricated rectifier with those reported in the literature. The low output voltage for our rectifier was mainly caused by the small number of stages compared to other rectifiers. The output voltage can be increased by optimizing the number of stages. An improved rectifier will be useful for recharging the battery. A power management circuit will be required for controlling the rectifier and battery.

5. Conclusion

We developed a 2.4 GHz pre-biased rectifier to improve the minimum detectable RF input power. Three

types of rectifiers consisting of LC matching circuits, 3-stage rectifier cells, and biasing circuits were designed and fabricated using a 0.18- μm mixed signal/RF CMOS process with one poly and six metal layers. The fabricated pre-biased rectifier operated in the region where the RF input power was less than -15 dBm, while the non-biased rectifier could not operate in this region. The parallel combination of pre-biased and non-biased rectifiers effectively solved the drawback of the pre-biased rectifier in the high RF input power region. More stringent optimization of the circuit parameters, especially the LC matching circuit and the number of rectifier stages, will produce a higher output voltage. A pre-biased CMOS rectifier with self-biasing will be a challenge for future work.

Acknowledgments

This work was partially supported by SCOPE and by VDEC in collaboration with Cadence Design Systems, Inc. and Agilent Technologies Japan, Ltd.

References

1. Le, T., Mayaram, K., & Fiez, T. (2008). Efficient far-field radio frequency energy harvesting for passively powered sensor networks. *IEEE Journal of Solid-State Circuits*, 43(5), 1287–1302.
2. Papotto, G., Carrara, F., & Palmisano, G. (2011). A 90-nm CMOS threshold-compensated RF energy harvester. *IEEE Journal of Solid-State Circuits*, 46(9), 1985–1997.
3. Takahagi, K., Matsushita, H., Iida, T., Ikebe, M., Amemiya, Y., & Sano, E. (2012). Low-power wake-up receiver with subthreshold CMOS circuits for wireless sensor networks. *Analog Integrated Circuits and Signal Processing*. doi: 10.1007/s10470-012-9929-1.
4. Fiorini, P., Doms, I., Van Hoof, C., & Vullers, R. (2008). Micropower energy scavenging. In *Proceedings of 34th ESSCIRC*, Edinburgh (pp. 4–9).
5. Karthaus, U., & Fischer, M. (2003). Fully integrated passive UHF RFID transponder IC with 16.7- μW minimum RF input power. *IEEE Journal of Solid-State Circuits*, 38(10), 1602–1608.
6. Yao, Y., Wu, J., Shi, Y., & Dai, F. (2009). A fully integrated 900-MHz passive RFID transponder front end with novel zero-threshold RF-DC rectifier. *IEEE Transactions on Industrial Electronics*, 56(7), 2317–2325.
7. Nakamoto, H., Yamazaki, D., Yamamoto, T., Kurata, H., Yamada, S., Mukaida, K., Ninomiya, T., Ohkawa, T., Masui, S., & Gotoh, K. (2007). A passive UHF RF identification CMOS tag IC using ferroelectric RAM in 0.35- μm technology. *IEEE Journal of Solid-State Circuits*, 42(1), 101–110.
8. Kotani, K., Sasaki, A., & Ito, T. (2009). High-efficiency differential-drive CMOS rectifier for UHF RFIDs. *IEEE Journal of Solid-State Circuits*, 44(11), 3011–3018.
9. Umeda, T., Yoshida, H., Sekine, S., Fujita, Y., Suzuki, T., & Otaka, S. (2006). A 950-MHz rectifier circuit for sensor network tags with 10-m distance. *IEEE Journal of Solid-State Circuits*, 41(11), 35–41.
10. Lim, J., Cho, H., Cho, K., & Park, T. (2009). High sensitive RF-DC rectifier and ultra low power DC

sensing circuit for waking up wireless system. In *Asia-Pacific Microwave Conference*, Singapore (pp. 237-240).

11. Takahagi, K., Otsu, Y., & Sano, E. (2012). 2.45 GHz high-gain electrically small antenna with composite right/left-handed ladder structure. *IET Electronics Letters*, 48(16), 971-972.

12. Iida, T., Asai, T., Sano, E., & Amemiya, Y. (2009). Offset cancellation with subthreshold-operated feedback circuit for fully differential amplifiers. In *Proceedings of The 16th IEEE International Conference on Electronics, Circuits, and Systems*, Tunisia (pp. 140–143).

13. Osaki, Y., Hirose, T., Kuroki, N., & Numa, M. (2012). A low-power level shifter with logic error correction for extremely low-voltage digital CMOS LSIs. *IEEE Journal of Solid-State Circuits*, 47(7), 1776-1783.

Figure captions

- Fig. 1 **a** One-stage differential-drive CMOS rectifier [8], **b** one-stage pre-biased rectifier, and **c** waveform for controlling switches
- Fig. 2 Block diagram of pulse generator
- Fig. 3 Circuit diagram of regulator
- Fig. 4 Circuit diagram of level shifter
- Fig. 5 Circuit diagram of designed rectifier
- Fig. 6 Simulated output waveforms of pulse generator and pre-biased rectifier
- Fig. 7 Comparison of simulated DC output voltage versus RF input power characteristics for non-biased, pre-biased, and combined rectifiers
- Fig. 8 Microphotograph of the combined rectifier
- Fig. 9 Measured return loss S_{11} for pre-biased rectifier along with designed S_{11}
- Fig. 10 Measured waveforms of input RF signal and DC output for combined rectifier
- Fig. 11 Measured pulse train for controlling switches
- Fig. 12 Comparison of measured DC output voltage versus RF input power characteristics for non-biased, pre-biased, and combined rectifiers
- Fig. 13 Measured DC output voltages for pre-biased and combined rectifiers as function of pre-bias voltage

Table I Comparison of fabricated rectifier with those reported in literature

Reference	This work	G. Papotto <i>et al.</i> 2011 [2]	T. Le <i>et al.</i> 2008 [1]	T. Umeda <i>et al.</i> 2006 [9]	U. Karthaus <i>et al.</i> 2003 [5]	
CMOS technology	0.18 μm	90 nm	0.25 μm	0.3 μm	0.5 μm	
Additional requirements	Auxiliary battery	Deep n-well	Fowler-Nordheim tunneling	Auxiliary battery	Schottky diode	
Operating frequency	2.4 GHz	915 MHz	906 MHz	950 MHz	869 MHz	2.45 GHz
Number of rectifier stages	3	17	36	6		
Output voltage at minimum RF P_{in}	$V_o = 0.04 \text{ V}$ $R_L = 1 \text{ M}\Omega$ $P_{\text{in}} = -21.1 \text{ dBm}$	$V_o = 1.2 \text{ V}$ $R_L = 1 \text{ M}\Omega$ $P_{\text{in}} = -18.83 \text{ dBm}$	$V_o = 0.36 \text{ V}$ $R_L = 1.32 \text{ M}\Omega$ $P_{\text{in}} = -21 \text{ dBm}$	$V_o = 1.5 \text{ V}$ $I_o = 400 \text{ nA}$ $P_{\text{in}} = -14 \text{ dBm}$	$V_o = 1.5 \text{ V}$ $I_o = 950 \text{ nA}$ $P_{\text{in}} = -21.1 \text{ dBm}$	$V_o = 1.5 \text{ V}$ $R_L = 1 \text{ M}\Omega$ $P_{\text{in}} = -13.5 \text{ dBm}$
Settling time	0.1 ms $R_L = 1 \text{ M}\Omega$ $C_L = 13 \text{ pF}$ $P_{\text{in}} = -19 \text{ dBm}$	156 ms $R_L = 1 \text{ M}\Omega$ $C_L = 47 \text{ nF}$ $P_{\text{in}} = -18.77 \text{ dBm}$	6.01 s $R_L = 5 \text{ M}\Omega$ $C_L = 10 \text{ }\mu\text{F}$ $P_{\text{in}} = -18 \text{ dBm}$

Fig. 1(a)

Fig. 1(b)

Fig. 1(c)

Fig. 2

Fig. 3

Fig. 4

Fig. 5

Fig. 6

Fig. 7

Fig. 8

Fig. 9

Fig. 10

Fig. 11

Fig. 12

Fig. 13