



# HOKKAIDO UNIVERSITY

|                  |                                                                                   |
|------------------|-----------------------------------------------------------------------------------|
| Title            | Formal Verification of UML-based Specifications                                   |
| Author(s)        | Soeken, Mathias                                                                   |
| Description      | ERATO 세미나2010 : No.34. 2011年1月31日                                                 |
| Relation         | 2010年度科学技術振興機構ERATO湊離散構造処理系プロジェクト講究録. p.205-221.                                  |
| Issue Date       | 2011-06                                                                           |
| Doc URL          | <a href="https://hdl.handle.net/2115/48438">https://hdl.handle.net/2115/48438</a> |
| Type             | conference presentation                                                           |
| File Information | 34_all.pdf                                                                        |



ERATO セミナ 2010 - No. 34

## Formal Verification of UML-based Specifications

Dr. Mathias Soeken  
University of Bremen

2011/1/31

### 概要

In the recent years, researchers started to enrich the classical textbook specification of embedded systems by more formal descriptions such as the Unified Modeling Language (UML). This enables to lift the starting point for verification techniques to the specification level and leads to an improved design flow, where crucial flaws can be detected, even if no executable implementation is available. However, research on efficient solving techniques for the respective verification tasks is just at the beginning. In the talk, the improved design flow based on specifications enriched with formal descriptions is introduced. We illustrate how early design flaws become evident within this flow and briefly review algorithms aimed at detecting them. Furthermore, first experimental results are presented. Overall, the aim of the talk is to provide an introduction into this emerging area and to present first results.


## Formal Verification of UML-based Specifications

Mathias Soeken, Robert Wille, and Rolf Drechsler  
 Institute of Computer Science, University of Bremen  
 Bremen, Germany  
 msoeken@informatik.uni-bremen.de  
 January 31, 2011

Mathias Soeken et.al.

Formal Verification of UML-based Specifications

1/ 29



## About

Dipl.-Inf. Mathias Soeken (msoeken@informatik.uni-bremen.de)

### Curriculum Vitae

- 2004 - 2008: Received Diploma Degree in CS at University of Bremen
- 2008 - 2009: Internship at Mentor Graphics, Hamburg
- since 2009: PhD Student at the Computer Architecture Group of Prof. Rolf Drechsler at University of Bremen

### Research Interests



- Formal Verification
  - PhD Thesis about Specification Checking
- Reversible Computation and Quantum Computation
  - Supervisor of a Graduate Students Project
  - Development of RevKit, a Toolkit for Reversible Computation [• WWW](#)

Mathias Soeken et.al.



Formal Verification of UML-based Specifications

3/ 29

## Computer Architecture at University of Bremen [• WWW](#)



- Verification
- Debugging
- Test
- Reversible Computation
- Robustness



Mathias Soeken et.al.

Formal Verification of UML-based Specifications

3/ 29

Mathias Soeken et.al.

Formal Verification of UML-based Specifications

4/ 29

## Specification Verification

Specification  
(as Textbook)

System model  
(e.g. in SystemC)

Mathias Soeken et.al.

Formal Verification of UML-based Specifications

5/ 29

## Specification Verification

Specification  
(as Textbook)

manually

System model  
(e.g. in SystemC)

...

Mathias Soeken et.al.

Formal Verification of UML-based Specifications


5/ 29

Mathias Soeken et.al.


Formal Verification of UML-based Specifications

5/ 29


## Specification Verification







## Specification Verification
















## Specification Verification




## Specification Verification






inv: ack.isDefined()




```
context Host::process()
pre: clients->size() > 0
post: clients@pre->at(0).req = "exit"
implies ack = "good"
```




client1: Client

host: Host

client2: Client






**client1: Client**  
req = "date"

**host: Host**  
ack = "good"

**client2: Client**  
req = "exit"





**client1: Client**  
req = "date"

Command

**host: Host**  
ack = "good"

Command


**client2: Client**  
req = "exit"



**host: Host**

**client1: Client**


**client2: Client**



**host: Host**

**client1: Client**


**client2: Client**




M. Soeken, R. Wille, M. Kuhlmann, M. Gogolla, and R. Drechsler. **Verifying UML/OCL Models Using Boolean Satisfiability**. In *Design, Automation and Test in Europe (DATE)*, pages 1341-1344, Dresden, Mar. 2010.




# What is Inconsistency?



# What is Inconsistency?




# What is Inconsistency?




$x_C$  objects of C  
 $2x_C$  objects of A

# What is Inconsistency?




$x_C$  objects of C  
 $2x_C$  objects of A  
 $5x_C$  objects of B

# What is Inconsistency?




$x_C$  objects of C  
 $2x_C$  objects of A  
 $5x_C$  objects of B  
 $3x_C$  objects of C

# What is Inconsistency?




$x_C$  objects of C  
 $2x_C$  objects of A  
 $5x_C$  objects of B  
 $3x_C$  objects of C  
 Model is UML-inconsistent


# What is Inconsistency?



# What is Inconsistency?




# What is Inconsistency?




# What is Inconsistency?


Model is OCL-inconsistent



# Solving Flow




# Running Example




## Running Example

Is there a valid system state consisting of one processor and three registers?



## Running Example

Is there a valid system state consisting of one processor and three registers?



## Encoding Attributes

How many bits are needed for the bit-vectors?

$\lceil \text{Id}(n + 1) \rceil$  bits are needed. The additional value is for representing undefined attributes. Determination of  $n$  by type of attribute:

Boolean  $n = 2$

## Encoding Attributes

How many bits are needed for the bit-vectors?

$\lceil \text{Id}(n + 1) \rceil$  bits are needed. The additional value is for representing undefined attributes. Determination of  $n$  by type of attribute:

Boolean  $n = 2$

Enumeration  $n = \text{Number of fields}$

## Encoding Attributes

How many bits are needed for the bit-vectors?

$\lceil \text{Id}(n + 1) \rceil$  bits are needed. The additional value is for representing undefined attributes. Determination of  $n$  by type of attribute:

Boolean  $n = 2$

Enumeration  $n = \text{Number of fields}$

String  $n = \text{Number of all possible strings}$

## Encoding Attributes

How many bits are needed for the bit-vectors?

$\lceil \text{Id}(n + 1) \rceil$  bits are needed. The additional value is for representing undefined attributes. Determination of  $n$  by type of attribute:

Boolean  $n = 2$

Enumeration  $n = \text{Number of fields}$

String  $n = \text{Number of all possible strings}$

Integer  $n = 2^l - 1$  for  $l$ -bit integers


# Encoding Attributes

How many bits are needed for the bit-vectors?


$\lceil \text{Id}(n + 1) \rceil$  bits are needed. The additional value is for representing undefined attributes. Determination of  $n$  by type of attribute:

- Boolean**  $n = 2$
- Enumeration**  $n = \text{Number of fields}$
- String**  $n = \text{Number of all possible strings}$
- Integer**  $n = 2^l - 1$  for  $l$ -bit integers


# Running Example



# Running Example



# Running Example



# Encoding Links

- $\vec{\lambda}_{register}^{p0}$  is a bit-mask and each bit enables or disables a possible link to a register
- $\vec{\lambda}_{register}^{p0} = \lambda_0 \lambda_1 \lambda_2$


# Encoding Links

- $\vec{\lambda}_{register}^{p0}$  is a bit-mask and each bit enables or disables a possible link to a register
- $\vec{\lambda}_{register}^{p0} = \lambda_0 \lambda_1 \lambda_2$
- There is a link between p0 and  $r_i$  iff  $\lambda_i = 1$


## Encoding Links

- $\bar{\lambda}_{\text{register}}^{p0}$  is a bit-mask and each bit enables or disables a possible link to a register
- $\bar{\lambda}_{\text{register}}^{p0} = \lambda_0 \lambda_1 \lambda_2$
- There is a link between p0 and  $r_i$  iff  $\lambda_i = 1$

## Running Example



## Running Example



## Encoding Invariants

```
context Processor inv bw:
register->forall(r|r.bitwidth=bitwidth)
```

$$\bigwedge_{i=0}^{|oid(Register)|-1} \left[ \bar{\lambda}_{\text{register}}^{p0}[i] \Rightarrow \left( \bar{\alpha}_{\text{bitwidth}}^{r_i} = \bar{\alpha}_{\text{bitwidth}}^{p0} \right) \right]$$

## Encoding Invariants

```
context Processor inv bw:
register->forall(r|r.bitwidth=bitwidth)
```

$$\bigwedge_{i=0}^{|oid(Register)|-1} \left[ \bar{\lambda}_{\text{register}}^{p0}[i] \Rightarrow \left( \bar{\alpha}_{\text{bitwidth}}^{r_i} = \bar{\alpha}_{\text{bitwidth}}^{p0} \right) \right]$$

- Can easily be converted to a CNF using Boolean transformations
- Other OCL functions can be translated in a similar way

## Encoding Invariants

```
context Processor inv bw:
register->forall(r|r.bitwidth=bitwidth)
```

$$\bigwedge_{i=0}^{|oid(Register)|-1} \left[ \bar{\lambda}_{\text{register}}^{p0}[i] \Rightarrow \left( \bar{\alpha}_{\text{bitwidth}}^{r_i} = \bar{\alpha}_{\text{bitwidth}}^{p0} \right) \right]$$

- Can easily be converted to a CNF using Boolean transformations
- Other OCL functions can be translated in a similar way

## Verification Tasks

- Let  $\mathcal{I} = \{i_1, \dots, i_n\}$  be a set of invariants
- Let  $\sigma$  denote a system state, i.e. a concrete assignment of attributes and links

## Verification Tasks

- Let  $\mathcal{I} = \{i_1, \dots, i_n\}$  be a set of invariants
- Let  $\sigma$  denote a system state, i.e. a concrete assignment of attributes and links
- Let  $\sigma(i) \in \mathbb{B}$  with  $i \in \mathcal{I}$  be the evaluation of  $i$  in  $\sigma$

## Verification Tasks

- Let  $\mathcal{I} = \{i_1, \dots, i_n\}$  be a set of invariants
- Let  $\sigma$  denote a system state, i.e. a concrete assignment of attributes and links
- Let  $\sigma(i) \in \mathbb{B}$  with  $i \in \mathcal{I}$  be the evaluation of  $i$  in  $\sigma$

Consistency

$$\exists \sigma : \bigwedge_{i \in \mathcal{I}} \sigma(i)$$

## Verification Tasks

- Let  $\mathcal{I} = \{i_1, \dots, i_n\}$  be a set of invariants
- Let  $\sigma$  denote a system state, i.e. a concrete assignment of attributes and links
- Let  $\sigma(i) \in \mathbb{B}$  with  $i \in \mathcal{I}$  be the evaluation of  $i$  in  $\sigma$

Consistency

$$\exists \sigma : \bigwedge_{i \in \mathcal{I}} \sigma(i)$$

Independence If the model is consistent, an invariant  $j \in \mathcal{I}$  is independent, if

$$\exists \sigma : \left( \bigwedge_{i \in \mathcal{I} \setminus \{j\}} \sigma(i) \right) \wedge \neg \sigma(j)$$

## Verification Tasks

- Let  $\mathcal{I} = \{i_1, \dots, i_n\}$  be a set of invariants
- Let  $\sigma$  denote a system state, i.e. a concrete assignment of attributes and links
- Let  $\sigma(i) \in \mathbb{B}$  with  $i \in \mathcal{I}$  be the evaluation of  $i$  in  $\sigma$

Consistency

$$\exists \sigma : \bigwedge_{i \in \mathcal{I}} \sigma(i)$$

Independence If the model is consistent, an invariant  $j \in \mathcal{I}$  is independent, if

$$\exists \sigma : \left( \bigwedge_{i \in \mathcal{I} \setminus \{j\}} \sigma(i) \right) \wedge \neg \sigma(j)$$

## Verification Tasks

- Let  $\mathcal{I} = \{i_1, \dots, i_n\}$  be a set of invariants
- Let  $\sigma$  denote a system state, i.e. a concrete assignment of attributes and links
- Let  $\sigma(i) \in \mathbb{B}$  with  $i \in \mathcal{I}$  be the evaluation of  $i$  in  $\sigma$

Consistency


$$\exists \sigma : \bigwedge_{i \in \mathcal{I}} \sigma(i)$$

Independence If the model is consistent, an invariant  $j \in \mathcal{I}$  is independent, if

$$\exists \sigma : \left( \bigwedge_{i \in \mathcal{I} \setminus \{j\}} \sigma(i) \right) \wedge \neg \sigma(j)$$


## Experimental Results

- Consistency check for consistent models
- Enumerative approach is USE
- UML2Alloy converts UML models to an Alloy model which is solved by a SAT solver




## Experimental Results

- Consistency check for consistent models
- Enumerative approach is USE
- UML2Alloy converts UML models to an Alloy model which is solved by a SAT solver




## Experimental Results

- Consistency check for consistent models
- Enumerative approach is USE
- UML2Alloy converts UML models to an Alloy model which is solved by a SAT solver



## Experimental Results

- Consistency check for consistent models
- Enumerative approach is USE
- UML2Alloy converts UML models to an Alloy model which is solved by a SAT solver




M. Soeken, R. Wille, and R. Drechsler. **Verifying Dynamic Aspects of UML Models**. In *Design, Automation and Test in Europe (DATE)*, Grenoble, Mar. 2011.



# VERIFICATION OF DYNAMIC ASPECTS

## Running Example



## Running Example



Time: 0

```
context Button::requesting()
pre: tl.pedLight = false
post: tl.request = true
post: counter = counter@pre + 1

context TrafficLight::switchPedLight()
pre: request = true
post: pedLight != pedLight@pre
post: request = false

context TrafficLight::switchCarLight()
post: carLight != carLight@pre

context TrafficLight
inv: not(pedLight = true and carLight = true)
```



## Running Example



Time: 0

```
context Button::requesting()
pre: tl.pedLight = false
post: tl.request = true
post: counter = counter@pre + 1

context TrafficLight::switchPedLight()
pre: request = true
post: pedLight != pedLight@pre
post: request = false

context TrafficLight::switchCarLight()
post: carLight != carLight@pre

context TrafficLight
inv: not(pedLight = true and carLight = true)
```



## Running Example



Time: 1

```
context Button::requesting()
pre: tl.pedLight = false
post: tl.request = true
post: counter = counter@pre + 1

context TrafficLight::switchPedLight()
pre: request = true
post: pedLight != pedLight@pre
post: request = false

context TrafficLight::switchCarLight()
post: carLight != carLight@pre

context TrafficLight
inv: not(pedLight = true and carLight = true)
```



## Running Example



Time: 1

```
context Button::requesting()
pre: tl.pedLight = false
post: tl.request = true
post: counter = counter@pre + 1

context TrafficLight::switchPedLight()
pre: request = true
post: pedLight != pedLight@pre
post: request = false

context TrafficLight::switchCarLight()
post: carLight != carLight@pre

context TrafficLight
inv: not(pedLight = true and carLight = true)
```



## Running Example



Time: 2

```
context Button::requesting()
pre: tl.pedLight = false
post: tl.request = true
post: counter = counter@pre + 1

context TrafficLight::switchPedLight()
pre: request = true
post: pedLight != pedLight@pre
post: request = false

context TrafficLight::switchCarLight()
post: carLight != carLight@pre

context TrafficLight
inv: not(pedLight = true and carLight = true)
```



## Running Example



Time: 2

```
context Button::requesting()
pre: tl.pedLight = false
post: tl.request = true
post: counter = counter@pre + 1

context TrafficLight::switchPedLight()
pre: request = true
post: pedLight != pedLight@pre
post: request = false

context TrafficLight::switchCarLight()
post: carLight != carLight@pre

context TrafficLight
inv: not(pedLight = true and carLight = true)
```



## Running Example


Time: 3

```
context Button::requesting()
pre: tl.pedLight = false
post: tl.request = true
post: counter = counter@pre + 1

context TrafficLight::switchPedLight()
pre: request = true
post: pedLight := pedLight@pre
post: request = false

context TrafficLight::switchCarLight()
post: carLight := carLight@pre

context TrafficLight
inv: not(pedLight = true and carLight = true)
```



## Running Example


Time: 3

```
context Button::requesting()
pre: tl.pedLight = false
post: tl.request = true
post: counter = counter@pre + 1

context TrafficLight::switchPedLight()
pre: request = true
post: pedLight := pedLight@pre
post: request = false

context TrafficLight::switchCarLight()
post: carLight := carLight@pre

context TrafficLight
inv: not(pedLight = true and carLight = true)
```



## Encoding

- Introduce time model, i.e. we consider  $k$  steps (operation calls)
- This leads to  $k + 1$  system states  $\sigma_0, \dots, \sigma_k$

## Encoding

- Introduce time model, i.e. we consider  $k$  steps (operation calls)
- This leads to  $k + 1$  system states  $\sigma_0, \dots, \sigma_k$
- Create  $\vec{\alpha}$  and  $\vec{\lambda}$  variables for each time step

## Encoding

- Introduce time model, i.e. we consider  $k$  steps (operation calls)
- This leads to  $k + 1$  system states  $\sigma_0, \dots, \sigma_k$
- Create  $\vec{\alpha}$  and  $\vec{\lambda}$  variables for each time step
- Let  $OP$  be the set of all possible operation calls

## Encoding

- Introduce time model, i.e. we consider  $k$  steps (operation calls)
- This leads to  $k + 1$  system states  $\sigma_0, \dots, \sigma_k$
- Create  $\vec{\alpha}$  and  $\vec{\lambda}$  variables for each time step
- Let  $OP$  be the set of all possible operation calls
- Let  $op_i$  with  $i \in \{0, \dots, k - 1\}$  the operation call executed in system state  $i$

## Encoding

- Introduce time model, i.e. we consider  $k$  steps (operation calls)
- This leads to  $k + 1$  system states  $\sigma_0, \dots, \sigma_k$
- Create  $\vec{\alpha}$  and  $\vec{\lambda}$  variables for each time step
- Let  $OP$  be the set of all possible operation calls
- Let  $op_i$  with  $i \in \{0, \dots, k-1\}$  the operation call executed in system state  $i$
- Besides the invariants, let  $\triangleleft_{op}$  and  $\triangleright_{op}$  with  $op \in OP$  the pre- and post-conditions of the operation associated to the operation call  $op$

## Encoding

- Introduce time model, i.e. we consider  $k$  steps (operation calls)
- This leads to  $k + 1$  system states  $\sigma_0, \dots, \sigma_k$
- Create  $\vec{\alpha}$  and  $\vec{\lambda}$  variables for each time step
- Let  $OP$  be the set of all possible operation calls
- Let  $op_i$  with  $i \in \{0, \dots, k-1\}$  the operation call executed in system state  $i$
- Besides the invariants, let  $\triangleleft_{op}$  and  $\triangleright_{op}$  with  $op \in OP$  the pre- and post-conditions of the operation associated to the operation call  $op$
- Then, each verification task  $\tau$  can be described as:


$$f = \bigwedge_{t=0}^k \sigma_t(\mathcal{I}) \wedge \bigwedge_{t=0}^{k-1} (\sigma_t(\triangleleft_{op_t}) \wedge \sigma_{t+1}(\triangleright_{op_t})) \wedge \tau$$

## Encoding


- Introduce time model, i.e. we consider  $k$  steps (operation calls)
- This leads to  $k + 1$  system states  $\sigma_0, \dots, \sigma_k$
- Create  $\vec{\alpha}$  and  $\vec{\lambda}$  variables for each time step
- Let  $OP$  be the set of all possible operation calls
- Let  $op_i$  with  $i \in \{0, \dots, k-1\}$  the operation call executed in system state  $i$
- Besides the invariants, let  $\triangleleft_{op}$  and  $\triangleright_{op}$  with  $op \in OP$  the pre- and post-conditions of the operation associated to the operation call  $op$
- Then, each verification task  $\tau$  can be described as:

$$f = \bigwedge_{t=0}^k \sigma_t(\mathcal{I}) \wedge \bigwedge_{t=0}^{k-1} (\sigma_t(\triangleleft_{op_t}) \wedge \sigma_{t+1}(\triangleright_{op_t})) \wedge \tau$$

## Encoding



## Solving Flow



## Experimental Results

| Name            | Task         | #Obj | Depth | Status | Run-time |
|-----------------|--------------|------|-------|--------|----------|
| switch          | Reachability | 25   | 23    | sat    | 49.70    |
| switch          | Reachability | 25   | 22    | unsat  | 50.00    |
| switch          | Reachability | 25   | 50    | sat    | 621.70   |
| switch          | Reachability | 9    | 103   | sat    | 147.50   |
| switch          | Reachability | 9    | 102   | unsat  | 90.40    |
| simple-cpu2     | State Gen.   | 13   | 100   | sat    | 1.30     |
| simple-cpu2     | State Gen.   | 13   | 100   | unsat  | 0.40     |
| traffic-control | Reachability | 6    | 5     | sat    | 0.00     |
| traffic-control | Reachability | 24   | 10    | sat    | 1.60     |
| traffic-control | State Gen.   | 9    | 30    | unsat  | 0.10     |
| traffic-control | State Gen.   | 9    | 100   | unsat  | 0.40     |



Debugging


**WHAT TO DO NEXT?**



Debugging

Verification Tasks

**WHAT TO DO NEXT?**




Debugging

Diagram Types

Verification Tasks

**WHAT TO DO NEXT?**




Debugging

Diagram Types

Verification Tasks

Encoding

**WHAT TO DO NEXT?**



Debugging

Diagram Types

Verification Tasks

Encoding

**WHAT TO DO NEXT?**

 Universität Bremen - Computer Architecture

### References

- M. Soeken, R. Wille, M. Kuhlmann, M. Gogolla, and R. Drechsler. **Verifying UML/OCL Models Using Boolean Satisfiability**. In *Design, Automation and Test in Europe (DATE)*, pages 1341-1344, Dresden, Mar. 2010. [PDF](#)
- M. Soeken, R. Wille, and R. Drechsler. **Verifying Dynamic Aspects of UML Models**. In *Design, Automation and Test in Europe (DATE)*, Grenoble, Mar. 2011. [PDF](#)

Mathias Soeken et.al. Formal Verification of UML-based Specifications 29/ 29



## Formal Verification of UML-based Specifications

**Mathias Soeken, Robert Wille, and Rolf Drechsler**  
Institute of Computer Science, University of Bremen  
Bremen, Germany  
msoeken@informatik.uni-bremen.de  
January 31, 2011