A VLSI Design of a Tomlinson-Harashima Precoder for MU-MIMO Systems Using Arrayed Pipelined Processing

Shimazaki, Kosuke; Yoshizawa, Shingo; Hatakawa, Yasuyuki; Matsumoto, Tomoko; Konishi, Satoshi; Miyanaga, Yoshikazu

A VLSI Design of a Tomlinson-Harashima Precoder for MU-MIMO Systems Using Arrayed Pipelined Processing

Shimazaki, Kosuke; Yoshizawa, Shingo; Hatakawa, Yasuyuki et al.

IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences, 2013, E96A(11), 2114-2119

Permalink : https://hdl.handle.net/2115/54802

このアイテムのアクセス数:937件（2026-08-26 12:46 集計）

閲覧可能ファイル

ファイル	フォーマット	サイズ	閲覧回数	説明
e96-a_11_2114	pdf	2.45 MB	1,098

論文情報

ファイル出力 EndNote Basic出力 Mendeley出力

アクセス権	open access
URI	https://hdl.handle.net/2115/54802
タイトル	A VLSI Design of a Tomlinson-Harashima Precoder for MU-MIMO Systems Using Arrayed Pipelined Processing
著者	Shimazaki, Kosuke ; Yoshizawa, Shingo ; Hatakawa, Yasuyuki ; Matsumoto, Tomoko ; Konishi, Satoshi ; Miyanaga, Yoshikazu
著者名 Shimazaki, Kosuke
e-Rad_Researcher 20447080 著者名 Yoshizawa, Shingo
著者名 Hatakawa, Yasuyuki
著者名 Matsumoto, Tomoko
著者名 Konishi, Satoshi
e-Rad_Researcher 20166185 著者名 Miyanaga, Yoshikazu
言語	英語
キーワード	multi-user MIMO
	Tomlinson-Harashima precoding
	LQ decomposition
	interference cancellation
発行日	2013-11
出版者	Institute of Electronics, Information and Communication Engineers
収録物名	IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences
巻(号)	E96A(11)
ページ	2114-2119
抄録	This paper presents a VLSI design of a Tomlinson-Harashima (TH) precoder for multi-user MIMO (MU-MIMO) systems. The TH precoder consists of LQ decomposition (LQD), interference cancellation (IC), and weight coefficient multiplication (WCM) units. The LQ decomposition unit is based on an application specific instruction-set processor (ASIP) architecture with floating-point arithmetic for high accuracy operations. In the IC and WCM units with fixed-point arithmetic, the proposed architecture uses an arrayed pipeline structure to shorten a circuit critical path delay. The implementation result shows that the proposed architecture reduces circuit area and power consumption by 11% and 15%, respectively.
資源タイプ	学術雑誌論文
出版タイプ	Version of Record
権利情報	Copyright © 2013 The Institute of Electronics, Information and Communication Engineers
PISSN	0916-8508
関連情報	URI http://search.ieice.org/
関連情報 (isIdenticalTo)	出版社版DOI https://doi.org/10.1587/transfun.E96.A.2114