



HOKKAIDO UNIVERSITY

Title	Research on Ultra-Long Lifetime Development for Nano-Silicon Semiconductor Device Implementation
Author(s)	中島, 博臣; Nakajima, Hiroomi
Degree Grantor	北海道大学
Degree Name	博士(工学)
Dissertation Number	甲第16338号
Issue Date	2025-03-25
DOI	https://doi.org/10.14943/doctoral.k16338
Doc URL	https://hdl.handle.net/2115/94914
Type	doctoral thesis
File Information	Hiroomi_Nakajima.pdf



Research on Ultra-Long Lifetime Development for Nano-Silicon Semiconductor Device Implementation

Hiroomi Nakajima

Department of Applied Physics,
Hokkaido University
February 17, 2025

Contents

1. Introduction	3
1.1 Overview	3
1.2 Research Focus: Floating Body Cell (FBC)	10
1.3 Structure of this thesis	11
1.4 Evolution of Electronic Devices	12
1.4.1 Invention of the vacuum tube (application to wireless communications)	12
1.4.2 Invention of the transistor (utilization for arithmetic operations)	14
1.4.3 Improving lifetime of electronic devices	15
1.4.4 From the advent of integrated circuits (IC) to further improvement of integration (LSI)	16
1.4.5 MOS (Metal Oxide Silicon) and Bipolar	17
1.4.6 Hot Carrier Effect	19
1.4.7 Schematic diagram of electron distribution under high electric field	20
1.4.8 Problems with reducing the size of MOS	21
1.4.9 Purpose of this study	22
2. Basic Concepts of FBC	23
2.1 MOS Transistor	23
2.2 Impact ionization	24
2.3 SOI (Silicon On Insulator) MOS Transistor	25
2.4 General DRAM (Dynamic Random Access Memory)	26
2.5 Capacitor less DRAM FBC	27
2.6 Principles and Characteristics of FBC	28
2.7 The FBC cell transistor structure	31
3. Results and discussions	34
3.1 Isub (Substrate Current) max model of hot carrier effect in MOS transistors	34
3.2 Measurement contents of the HCI (Hot Carrier Instability) of the FBC cell transistors	35
3.3 Measurement of the HCI by Isub max condition	41
3.4 Analysis of difference in the HCI between eDRAM (embedded DRAM) type and Logic CMOS one	50
3.5 $V_g = V_d$ model of hot carrier effect in SOI MOS transistors	51
3.6 Analysis of the HCI of Logic CMOS type cell transistor	53
3.7 Analysis of geometrical effect of channel length L on the HCI	64
3.8 Analysis of geometrical effect of channel width W on the HCI	66
4. Conclusion	68

Chapter 1 Introduction

1.1 Overview

Electronic device technology has evolved not only to improve high-speed switching, but also to improve device lifetime. The improvement of high-speed switching plays an important role in the development of information processing speed. A long device lifetime elongates mean time to failure, which is critical for the sustainability of electronic systems. These demands have been achieved by “downsizing”, from vacuum tubes to semiconductors and from discrete to integrate devices.

However, as device dimensions have become nanoscale, a significantly high energy density has caused problems. Until recently, semiconductor devices had become smaller, their switching speed had increased, and their lifetime had been extended. In nanoscale, intensity of the electric field becomes large. This cannot be negligible. How do I deal with the problems?

Here I review from the vacuum tube era. Lifetime of vacuum tube was remarkably improved by the invention of (indirect heated) cathode [1]. Function of the filament was divided into a cathode and a filament, with the cathode responsible for efficient electron emission and the heater for raising the temperature, thereby reducing damage to the device and extending its lifetime. There are several types of cathodes. One type is that lowers the work function of the cathode as an electric double layer such as Th (Fig. 1) [2], and another raises the Fermi energy of the cathode as an n-type semiconductor like BaO (Fig. 2) [2]. I aim for a longer device lifetime by using such vacuum tube technology.




Figure 1. Changes in potential barriers in Thoriated Tungsten cathodes. Using tungsten as the base metal and forming a monolayer of thorium on the surface, the electric double layer formed at the interface draws electrons from the tungsten. In this case, the work function of tungsten decreases, making it easier to extract electrons.




Figure 2. Energy levels of BaO Crystal. Barium (Ba) acts as the donor, causing the Fermi level to rise, and as an N-type semiconductor, it extracts electrons from Tungsten.

Let us think how to raise the fermi level of solid-state devices. In case of junction between different materials (heterojunction), the fermi level changes. The Bandgap Engineering Method [3] and trapped carriers also shift the fermi level [4]. Confinement of carriers affects the distribution of charges [5]. These effects also raise the work function. Now, Si metal-oxide-semiconductor (MOS) devices is most popular. To realize these effects in the MOS devices, I selected floating body cell (FBC) which Okhonin attempted to make capacitor-less memories [4]. The FBC uses SOI (Silicon On Insulator)-MOS (Metal Oxide Silicon) with an additional layer of buried oxide. The presence of this buried oxide leads to the accumulation of holes that have no place to go within the MOS channel during memory operation (see Fig. 21, will be explained later in this thesis), resulting in an increase in channel potential (floating body effects) [5]. In other words, as shown in Fig.3, the Body of the SOI on the equivalent circuit serves as the base of an NPN transistor [6], leading to the accumulation of excess holes in the Body. The increased channel potential raises the Fermi level and reduces the vacuum work function. This will be explained using an energy band diagram as shown in Fig.4 and Fig.5.




Figure 3. MOS on SOI cross-section and equivalent circuit schematic

In normal MOS case as shown in Fig.4(a), when the positive potential V_M is applied to the gate, the energy band structure of the A-A' section just below the gate is represented as shown in Fig.4 (b). Here, I define the depletion layer potential as V_{dep} and the depletion layer width as x_p . When the positive potential is applied to the metal layer, the interface portion on the semiconductor side becomes depleted and band bending occurs. When the positive bias becomes large and the Fermi level at intrinsic conditions is denoted as E_i , if $E_i - E_f < V_{dep}$, the Fermi level at the surface is positioned above the center of the band. In this case, the surface becomes n-type, electrons Q_{inv} accumulate, and an inversion layer is formed as shown in Fig. 4(b). Similarly, the band structure in the case of SOI-NMOS as shown in Fig. 5(a) is represented as shown in Fig. 5(b). As shown in Fig. 5(b), positive potential caused by the accumulation of holes in the body of the SOI NMOS reduces the potential difference between the gate and the body, thereby decreasing the depth of depletion layer. Thus, the curvature of the energy band becomes more abrupt, making it easier for electrons to accumulate.




Figure 4(a). Cross-section of the general NMOS




Figure 4(b). Energy band diagram of the A-A' section just below the gate in the general NMOS. When the positive bias becomes large and the Fermi level at intrinsic conditions is denoted as E_i , if $E_i - E_f <$

V_{dep} , the Fermi level at the surface is positioned above the center of the band. In this case, the surface becomes n-type, electrons Q_{inv} accumulate, and an inversion layer is formed




Figure 5(a). Cross-section of the SOI NMOS




Figure 5(b). Energy band diagram of the A-A' section just below the gate in the SOI NMOS. In this case, positive potential caused by the accumulation of holes in the body of the SOI NMOS reduces the potential difference between the gate and the body, thereby decreasing the depth of depletion layer. Thus, the curvature of the energy band becomes more abrupt, making it easier for electrons to accumulate.

Details will be discussed later, it has been found that the body potential is 0.7 V in the Floating-Body state. The phenomenon that occurs at 2.3V in a conventional MOS occurs at 1.6 V in the SOI-MOS. The SOI-MOS transistor can operate at a lower gate voltage than the normal MOS.

Thus, FBC can be considered an advanced device in which two effects occur simultaneously: the reduction of the work function and the shift of the Fermi level due to cathode introduction. In this way, FBC is thought to achieve increased lifetime through a reduction in device stress, due to effects similar to those of cathode introduction in vacuum tubes. To extend the device lifetime through these effects, I conducted development on FBC. Our experimental results are shown to be consistent with the above proposal.

1.2 Research Focus: FBC

The main theme of this study is the ultra-long lifetime of FBC. FBC is a type of DRAM (Dynamic Random Access Memory). In DRAM, the presence or absence of charge in the capacitors directly connected to each MOS (Metal-Oxide-Silicon) transistor creates an electrical 1 or 0 state, which is the source of information storage. Since it is difficult to reduce the size of the capacitor directly connected to MOS transistor in DRAM, it is difficult to reduce the size of DRAM as a whole [7]. However, in FBC, the presence or absence of hot holes generated under high electric fields (impact ionization) in the channel region, which is electrically isolated from the substrate by the buried oxide layer unique to SOI MOS, enables the creation of electrical "1" or "0" states even without a capacitor. Since FBC does not use a capacitor, it is possible to reduce the entire DRAM size by reducing only the MOS transistor size. Because of its simple structure, future development is attracting attention. On the other hands, FBC operates based on impact ionization [8], it has the disadvantage of being affected by the hot carrier effect [9], which often occurs in high electric fields. In other words, there is a concern that electrons with high energy will create lattice defects, resulting in device failure and shortening the device lifetime.

In this study, I worked on the ultra-long life of FBC, a technology aimed at making capacitor-less DRAM in LSI. During FBC operation, it was confirmed that the body potential of the FBC increased by about 0.7 V due to the floating body effect. I discovered that the difference between the gate voltage V_g and the drain voltage V_d became smaller by the floating body effect peculiar to SOI. In this way, I presented FBC, which guarantees 50-year operation in the DRAM world, which is usually said to be 10 years [10] - [11]. This thesis is structured as follows.

1.3 Structure of this thesis

In Chapter 1, the background and motivation of this study are explained. First, the flow of development of devices using electrons, from vacuum tubes which began with communications, to LSI which consist of arithmetic elements (Logic) and memory elements (Memory) were explained.

In Chapter 2, the DRAM is explained and the operating principle of FBC which is a capacitorless DRAM using SOI-MOS transistors is explained.

In Chapter 3, the actual measurement results of the hot carrier effect of FBC are discussed.

In Chapter 4, the summary of this thesis is provided.

1.4 Evolution of Electronic Devices

1.4.1 Invention of the vacuum tube (application to wireless communications)

Electron-based arithmetic devices began with vacuum tubes. The starting point was the discovery of the T. Edison effect in 1884 [12]. When T. Edison covered a filament with a metal foil (plate) during his research on filament degradation, he observed that the electric current flowed through the vacuum between the filament and the plate. In 1904, J. Fleming invented the vacuum tube diode with rectifying action [13]. Figure 6 shows a schematic diagram of a vacuum tube diode. Plate current only flows when the plate is positive (rectifying action). Figure 7(a) and 7(b) briefly show the rectification action of this vacuum tube diode.




Figure 6. Schematic diagram of a vacuum tube diode




Figure 7(a). Rectification circuit diagram with a bipolar vacuum tube




Figure 7(b). The electrical characteristics of rectification function in a bipolar vacuum tube

In 1906, de Forest invented the vacuum tube triode [14]. At this time the grid is introduced and a negative voltage is applied to the grid, which suppresses the flow of electrons. The more negative the grid voltage, the more electrons are repelled by the grid, reducing the electron flow to the plate. The age of the vacuum tube came to a head when de Forest discovered the amplifying effect of the vacuum tube triode [15]. A minute input signal applied to the grid causes a large change in plate current, which amplifies the signal. The cathode was introduced to the vacuum tube in 1914 by H.J. Round [1]. Function of the filament was divided into a cathode and a filament, with the cathode responsible for efficient electron emission and the heater for raising the temperature, thereby reducing damage to the device and extending its lifetime. As mentioned in the Background, there are several types of cathodes, and I will introduce typical ones. There is a type that lowers the work function of the cathode as an electric double layer such as Th (Fig. 1), and a type that raises the Fermi energy of the cathode as an n-type semiconductor like BaO (Fig. 2). Figure 8 shows a schematic diagram of the vacuum tube triode.




Figure 8. Schematic diagram of the vacuum tube triode

As a result, the lifetime of the vacuum tube was extended and the stability of operation was improved. The role of this cathode corresponds to buried oxide layer that induces the Floating-Body effect, which suppresses hot carrier effects. Suppressing the hot carrier effects is the key to ultra-long lifetime in the FBC in this study. Details will be explained in the main text. Figure 9 shows a photograph of standard vacuum tubes.



Figure 9. Photograph of a standard vacuum tube

The standard size of a vacuum tube is about 10 cm, and the distance between filament and plate is less than 1 cm. The invention of the vacuum tube was closely tied to the improvement of vacuum technology, coinciding with the success of He liquefaction in 1908 by Kamerlingh Onnes [16], and is closely related to the development of modern physics. The application of such rectification and amplification to wireless communications was its main motivation.

1.4.2 Invention of the transistor (utilization for arithmetic operations)

The age of triode with semiconductors for even longer lifetime began. The age of transistors has dawned. This led to the use of transistors in arithmetic operations. In 1947, physicists John Bardeen and Walter Brattain of Bell Laboratories in the United States successfully experimented with bipolar transistors to amplify signals [17]. In 1948, William Shockley invented a more stable type of transistor (field-effect transistor (later developed into MOS-FET)), and semiconductor research began in earnest [18]. The development from vacuum tubes to transistors has achieved solid-state devices and miniaturization of electronic devices, and has also greatly improved durability [18]. Figure 10 shows

a schematic diagram of a NPN bipolar transistor. Figure 11 shows a photograph of a standard bipolar transistor. Currently, the standard size of a transistor is about 5 mm.




Figure 10. Schematic diagram of a NPN Bipolar Transistor




Figure 11. Photograph of a standard bipolar transistor

1.4.3 Improving lifetime of electronic devices

Electronic device technology is not only improving performance such as high-speed switching, but also improving device lifetime. It has evolved as a key traction force. The cathode of vacuum tube and the subsequent transition to semiconductor were also facilitated in terms of the lifetime. In addition, lighting technology has evolved from incandescent bulbs (about 1,000 hours) to fluorescent tubes (6,000 to 20,000 hours) and even LEDs (Light-Emitting Diodes) using semiconductor GaN (20,000 to

80,000 hours) in terms of lifetime [19]. In this way, it is easy to think that improving lifetime expectancy is a low-key study that seems to play an unsung role in technological innovation, but in fact it has become a driving force for technological innovation.

1.4.4 From the advent of integrated circuits (IC) to further improvement of integration (LSI)

IC (Integrated Circuit) appeared in the late 1950s, and mass production of semiconductors began. In the 1960s, LSI (Large Scale Integration) integrated circuits appeared. Demand increased dramatically due to the commercialization of LSI in calculators [20]. In the latter half of the 1970s, it further developed into VLSI (Very Large Scale Integration) [21]. In the 2020s, the standard size of transistors on LSIs has advanced to the nm age [22]. By the way, the ENIAC computer in 1946 was the fastest computer in the world at that time, but it was equipped with more than 17,000 vacuum tubes, weighed 60,000 pounds (about 27 tons), had a volume of 16,200 cubic feet (about 460 cubic meters), and consumed 174 kilowatts (about 233 horsepower) [23]. In the case of vacuum tubes, they cannot be made any smaller, the number of components as a system remains unchanged. Vacuum tubes do not lead to integrated circuits as a technology.

There are two devices that make up a calculator: logic and memory like this [24], but this time, the purpose of this study was to improve the performance (lifetime) of the memory device (DRAM). Figure 12 shows a photo of the Silicon Wafer of the current VLSI.



Figure 12. Photo of the Silicon Wafer of the current VLSI

1.4.5 MOS and Bipolar

Here, why the active devices that make up the LSI are now MOS instead of Bipolar will be briefly explained. Figure 13(a) shows a cross-sectional schematic diagram of NMOS and Fig. 13(b) shows a cross-sectional schematic diagram of NPN-Bipolar. As a principle of operation, MOS only uses surface levels and does not use PN junctions, and is a low-power consumption type [25]. Bipolar, on the other hand, operates by recombining the small number of carriers, so it always requires constant base current. As a result, Joule heat generation and large power consumption are weak points [26]. The high-speed operation, which was the biggest advantage of Bipolar, has also changed to MOS now that the gate length has become nm size due to the improvement of gate processing technology in recent years [27]. At present, the active devices on LSI are mainly MOS. Table I compares Vacuum Tube, Bipolar and MOS. Despite these advantages and disadvantages, MOS is now the mainstream, and there is still a demand for vacuum tubes and bipolar for analog products.

Gate Length




Figure 13(a). Cross-section of NMOS

Base Width




Figure 13(b). Cross-section of NPN-Bipolar

Table I. Electronic Devices Comparison Table

	vacuum tube	Bipolar	MOS
Size	cm	μm	nm
Endurance	~ 10000 Hours	~ 100 years	~ 100 years
Analog Operation	Excellent	Excellent	Good
Radiation Durability	Excellent	Good	Good
High Voltage/High Power Durability	Excellent	Excellent	Good
High-Frequency Characteristics	Excellent	Excellent	Good
Heat Generation	Bad	Somewhat Poor	Excellent

1.4.6 Hot Carrier Effect

MOS transistors also have a lifetime problem. One of them is the hot carrier effect [4], which will be discussed next. The hot carrier is a state in which the temperature of the carrier becomes higher than the temperature of the crystal when the electric field applied to the crystal increases. This is because in such a state, only a part of the energy obtained by electrons and holes from the electric field is transmitted to the crystal lattice. In the normal MOS with an actual gate length of $0.15\ \mu\text{m}$, if the drain voltage exceeds $2\ \text{V}$, it enters the area affected by this hot carrier effect [28]. As shown in Figure 14, the current from the MOS source to the drain creates hot carriers that jump into the gate electrode.




Figure 14. Hot Carrier Effects in MOS

At this time, the interface of the gate insulating film passing through is damaged, and lattice defects are generated. The occurrence of this lattice defect is an irreversible process. In fact, if the MOS transistor continues to operate, the electrons will be trapped in the lattice defects, and the drain current I_d will gradually decrease. As a result, the lifetime of the MOS transistor is shortened. Overcoming this problem is one of the major themes of this study.

1.4.7 Schematic diagram of electron distribution under high electric field

Figure 15 schematically illustrates the distribution of hot carriers under high electric field. As shown in Fig. 15(a), under a high electric field, the distribution shifts by k_d in the direction of the electric field, and the area of the circle increases due to the increase in electron temperature, and the center shifts, indicating that the system as a whole has momentum.




Figure 15(a). Schematic electron distribution under high electric field in k -space





Figure 15(b). Schematic electron probability distribution under high electric field

Further, as shown in Fig. 15(b), the base spreads to the high energy side due to the increase in electron temperature. In other words, the proportion of high-energy carriers will increase. The carriers at the base of the distribution that extend to the side of this high electric field cause phenomena peculiar to the high electric field.

1.4.8 Problems with reducing the size of MOS

There is always a demand for LSI to reduce the device size from the viewpoint of improving the degree of integration. As shown in Fig.16, as the device size is reduced, the power supply voltage (drain voltage) is adjusted accordingly. It is necessary to reduce the device size and keep the electric field strength inside the device constant level. On the other hand, regarding the power supply voltage (drain voltage), further reduction below the current mainstream level of 1 V is challenging due to issues such as the presence of leakage current and a decrease in the on-current (drain current), which leads to a reduction in the on-off ratio [29]. As such, the miniaturization of device sizes and the increase in

electric field within the device are in a trade-off relationship. As device sizes shrink, the occurrence of hot carrier effects tends to increase, leading to gate oxide degradation.



Leakage current (minority carrier current generated by thermal excitation)

Figure 16. Size reducing image of MOS Transistor

1.4.9 Purpose of this study

In addition to overcoming these MOS weak points, I also conducted study on memory that can be used for 50 years using SOI - MOS. While it is said that the general lifetime of vinyl records is several decades [30], CDs are several decades [31], and personal computers are said to be from 5 to 10 years [32], the purpose is to extend the lifetime of memory (DRAM) to 50 years, and to extend the lifetime of personal computers to the same level as records and CDs. The role of this cathode corresponds to the floating body effect that suppresses the hot carrier effect, which is the key to ultra-long lifetime in the FBC in this study. Details will be explained in the main text.

Chapter 2 Basic Concepts of FBC

2.1 MOS Transistor

MOS transistor is a type of FET (Field Effect Transistor) and stands for Metal Oxide Semiconductor. Figure 17 shows the Cross-section of a Standard NMOS.




Figure 17. Cross-section of a Standard NMOS

In the case of a MOS-FET, it is common to use silicon dioxide (SiO_2) as the gate insulation layer between the Gate and the substrate and in the case of an N-type FET, applying a positive voltage to the Gate, a positive voltage to the Drain, and 0V to the Source results in the flow of Drain current between the Drain and Source, making it a switching device.

2.2 Impact ionization

As shown in Fig.18, impact ionization is the process in a material by which one energetic charge carrier can lose energy by the creation of other charge carriers. For example, in semiconductors, an electron (or hole) with enough kinetic energy can knock a bound electron out of its bound state (in the valence band) and promote it to a state in the conduction band, creating an electron-hole pair. For carriers to have sufficient kinetic energy a sufficiently large electric field must be applied, essence requiring a sufficiently large voltage but not necessarily a large current [8].




Figure 18. Schematic diagram of Impact ionization

2.3 SOI (Silicon On Insulator) MOS Transistor

In SOI-MOS, a silicon oxide layer is placed across the entire substrate between the Source/Drain and the substrate. Due to its structure, SOI devices are receiving greater attention as promising structures to realize low-power ULSI's [33] - [37]. From the viewpoint of device technology, the biggest concern is the floating-body effect, which is known as lowering of drain breakdown voltage [38], the kink effect [39], an abnormal subthreshold slope [40], current instability in switching operation [41] - [42], enhanced leakage current in DRAM cells [43] - [44], reducing the subthreshold voltage (V_{th}) [5]. Figure 19 shows the Cross-section of a Standard SOI-NMOS. As mentioned before, the reduction in V_{th} due to the floating body effect in SOI is especially important for FBC.




Figure 19. Cross-section of a Standard SOI-NMOS

2.4 General DRAM

In the case of general DRAM, 1 state and 0 state are distinguished by the presence or absence of charge in the capacitor directly connected to Drain as shown in Fig.20(a) and Fig.20(b). Therefore, the LSI cannot be shrunk just by shrinking the MOS. Shrinking the capacitor is difficult from the standpoint of securing capacitance. The capacitance required per bit of DRAM is typically around 20 to 40 femto Farads (fF), which remains the same even with reduced the size of MOS Transistors [2].




Figure 20(a). Cross-section of a Standard DRAM




Figure 20(b). Schematic diagram of a Standard DRAM

2.5 Capacitor less DRAM FBC

Figure 21 shows the operation principle of fully depleted (FD) FBC [45]. Data "1" is written by creating holes by impact ionization and pushing up body potential to a high level. Employing negative plate bias, the created holes are accumulated on the back surface. On the other hand, data "0" is written by extracting holes from the body and pulling down the body potential to a low level. The stored signal can be differentiated using MOSFET current modulated by body potential.




Figure 21. The operation principle of FD FBC

2.6 Principles and Characteristics of FBC

Several kinds of capacitor-less dynamic random-access memory (DRAM) cell have been proposed and developed [45] - [65]. Floating body cell (FBC) is a DRAM made entirely of CMOS without a capacitor, so FBC is an LSI that can only be shrunk using CMOS scaling. FBC is a potential candidate because of its simple structure and scalability [62]. Toward the FBC realization, there is an influence of a physical phenomenon different from normal MOS because of its structural and operational characteristics called silicon-on-insulator (SOI)-MOS. In particular, floating body effect and self-heating are phenomena unique to SOI, which may affect FBC operation and degradation. In this study, I conducted an experimental study of FBC from the HCI perspective. For this FBC, considering the sense margin of the FBC reading for practical use, there is a HCI regulation that the amount of drain current (I_d) degradation is within 10% or V_{th} shift is within 10 mV in the read-in state in linear region in 50 years under the operation of drain voltage (V_d) at 2.3 V in the write-in state which is in saturation region. I examined if this FBC meets this requirement. In that process, I clarified the importance of the sidewall structure and the geometrical effect of the channel length L and channel width W of the FBC cell transistor and the floating body effect, in the HCI regime of the FBC. Table II compares FBC and other embedded memories.

Table II. COMPARISON TABLE OF EMBEDDED MEMORIES.

	Cell size (F ²)	Process	tRC (ns)	Advantage	Retention@median(s) @85°C	Issue to shrink	Scalability limits	Basis of memory
DRAM	6 - 8	CMOS + Capacitor	20	High Density	>10	Capacitor Transistor	Storage Capacitance	Charge Storage in Capacitor
eDRAM	12 - 20	CMOS + Capacitor	5	High Performance	>1	Capacitor Transistor	Storage Capacitance	Charge Storage in Capacitor
FBC (1Cell/Bit)	6	CMOS	20	Low Cost	>0.1	Transistor	Hole Density	Charge Storage in Floating Body
FBC (2Cell/Bit)	12		3					
SRAM	80	CMOS	1	High Performance	-	Transistor	Signal Stability	F-F

FBC has two operation modes. 1) single-cell operation (1 cell/bit) and 2) twin-cell operation (2 cell/bit) [60]. In the case of single-cell operation, the memory cell size is 6F², in which F is the feature size. In the case of twin-cell operation, cell size is 12F². The cell size of the single-cell operation is equal or even smaller than that of a conventional DRAM cell. In view of the single-cell operation, I think FBC can replace conventional DRAM. The cell size of the twin-cell operation is also smaller than that of SRAM cell, and the access time is almost the same or on the same order as that of SRAM. In view of the twin-cell operation, I think FBC can replace SRAM to a certain extent. The greatest advantage of FBC is its low cost, because it dispenses with both the trench capacitor and stack capacitor. The two operation modes use different reference cells in the read operation. In the single-cell operation, a dummy cell connected to BL is used as the reference cell. In the twin-cell operation, the neighboring cell sharing WL connected to BL is used as reference cell [45] - [65]. Figure 22 shows a schematic of the FBC structure.




Figure 22. Schematic of the FBC structure

The memory cell consists of one transistor on SOI substrate with thin buried oxide. The unit cell size of the FBC is $6.24F^2$ because the source and drain regions are shared by the neighboring cells. Figure 23 shows a layout image of the FBC array. The unit cell area is $6.24F^2$ ($0.214 \mu\text{m}^2$) [45].





Figure 23. Layout image of the FBC array


2.7 The FBC cell transistor structure

We have succeeded in producing 128-Mb SOI DRAM employing FBC [56]. In this study, I demonstrate the measurement data of the HCI of the FBC in 128-Mb SOI DRAM. The FBC process is based on 90 nm node embedded DRAM (eDRAM). We have two types of FBC, one is eDRAM type and another is logic compatible one. The eDRAM type uses cell transistor of eDRAM for FBC cell. Figure 24(a) shows the cross-sectional structure of the eDRAM type. We have another type of FBC called logic compatible one. In this case, the cell transistor formation process for eDRAM is removed, and the logic transistor produces FBC cell transistor. Figure 24(b) shows the cross-sectional structure of the logic compatible type.



SiO₂ located right next to the gate electrode

Figure 24(a). Cross-sectional structure of eDRAM type cell transistor



SiO₂ located right next to the gate electrode

Figure 24(b). Cross-sectional structure of Logic CMOS type cell transistor

The gate length of the FBC cell transistor and the thickness of the gate silicon dioxide (SiO₂) was 150 and 6 nm, respectively. Table III indicates the outline of FBC.

Table III. Outline of the FBC Cell Transistor.

L_{gate}	150 nm
T_{OX}	6 nm
V_d	2.3 V
V_g	1.5 V
T_{SOI}	55 nm
T_{BOX}	25 nm

Figures 24(a) and 24(b) show that the sidewall structures are different between these two types. In the eDRAM type, the total thickness of sidewall spacers including SiO_2 and silicon nitride (SiN) films was thickened to reduce the electric field in order to improve retention characteristics.

Chapter 3 Results and discussions

3.1 Isub max model of hot carrier effect in MOS transistors

The current from the source to drain of the MOS transistors generate hot carriers, which jump to the gate electrode. As shown in Fig. 25, at this time, they damage the gate oxide they pass through, causing traps and shortening the lifetime of the MOS transistors. As the electric field applied to the crystal becomes stronger, only a portion of the energy that the electron and hole carriers gain from the electric field is transferred to the crystal lattice, creating a non-equilibrium state in which the temperature of the carriers is higher than that of the crystal. Such carriers are called hot carriers (hot electrons and hot holes). In fact, the drain current I_d gradually decreases as the MOS transistors continues to operate.




Figure 25. Schematic diagram of Hot Carrier Effects in MOSFETs

In the case of FBC, there is a regulation that $V_d=2.3V$ operation and I_d degradation must be within 10% in 50 years. I checked to see if the FBCs in this study met this requirement.

3.2 Measurement contents of the HCI of the FBC cell transistors

In this study, I defined HCI as degradation of I_d or V_{th} after saturation region stress condition at room temperature. After saturation region stress, both linear and saturation region I_d or V_{th} are degraded. However, since the read-in state of FBC is I_d or V_{th} in linear region as shown in later in Fig. 26, the degradation of I_d or V_{th} in linear region were focused in this study. Figure 26 shows the measurement contents of HCI of the FBC cell transistors [66] – [67].

Contents of measurement

1. The check of the I_{sub} max (worst stress) conditions of FBC cell transistors

2. Stress impression under worst stress conditions led by step 1

3. Measurement of I_d and V_{th} in linear region



“1” write-in state in saturation region

Checking of influence to read-in state in linear region

Repetition of step2 and 3

“1” write-in state in saturation region

read-in state in linear region



V_d and V_g are at worst stress condition led by step 1

Figure 26. Measurement contents of HCI of FBC

For accurate measurements, at first the linear region I_d and V_{th} were measured with V_d at 0.2 V and gate voltage (V_g) at 2.3 V, which are denoted as I_{dlin0} and V_{thlin0} . Then the linear region I_d and V_{th} were measured again with V_d at 0.2 V and V_g at 2.3 V after the 50 years' equivalent saturation region stress condition of V_d at 2.3 V and V_g at worst stress condition. This I_d and V_{th} are denoted as $I_{dlin10y}$ and $V_{thlin10y}$, and V_g at worst stress condition will be discussed in more detail later in this thesis. I defined the degradation degree of I_d as ΔI_{dlin} at $(I_{dlin0} - I_{dlin10y})/I_{dlin0}$ and the degradation degree of V_{th} as ΔV_{thlin} at $(V_{thlin0} - V_{thlin10y})$. If ΔI_{dlin} is less than 10% or ΔV_{thlin} is than 10 mV, the FBC satisfies the HCI specification regulation. Since the experimental time of 50 years is not realistic, accelerated test with V_d swing was performed. I investigated the time dependence of ΔI_{dlin} and ΔV_{thlin} on V_d in saturation region stress condition. For HCI, it was important how to

change V_g when changing V_d . For reliability-related measurements such as HCI, V_g in the stress condition of saturation region should be set to be the worst stress condition. There were numerous studies on the worst stress condition of SOI-MOS in saturation region [57 - 66], [68 - 75]. Nevertheless, it is unfixed today if there are any differences between bulk devices and SOI devices, partially depleted devices and fully depleted devices, and body contacted devices and floating body devices. Generally, it appears that the substrate current (I_{sub}) max condition ($V_g \sim 1/2 V_d$) was the worst stress condition of HCI for SOI nMOS [66] - [68]. However, there is a report for SOI nMOS that degradation is larger when V_g at V_d (I_g max condition) [68], [71] - [73]. In this study, I verified the dependences of the HCI of the FBC on these two stress conditions. Figure 27 shows a layout image of a checked SOI NMOS transistor.




Figure 27. Layout image of body contacted SOI NMOS transistor

Figure 27 shows that body potential and current were checked through the p^+ implanted region of the silicon active area. A body contact condition and floating body condition (without body contact condition) were used for SOI-MOSFET (FBC Cell transistor). First, I verified the HCI on I_{sub} max condition with body voltage equal to 0 V. Figure 28(a)

shows plots of I_{sub} vs. V_g in the V_d ranging from 2.0 to 3.5 V on the body contacted FBC cell transistor for Logic CMOS type with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$ where L is defined as channel length, and W is defined as channel width as shown in Fig. 27. Each symbol of the same color means the same V_d . The V_g that maximizes I_{sub} at each V_d is listed in the table on the right. Maximized I_{sub} is denoted as $I_{\text{sub max}}$.




Figure 28(a). Plots of I_{sub} vs. V_g in the V_d ranging from 2.0 to 3.5V on the body contacted FBC cell transistor for Logic CMOS type with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Each symbol of the same color means the same V_d .

The V_g that maximizes I_{sub} at each V_d is listed in the table on the right. Maximized I_{sub} is defined as $I_{\text{sub max}}$. Figure 28(b) shows same plots in the V_d ranging from 2.0 to 2.8 V for eDRAM type.




Figure 28(b). Plots of I_{sub} vs. V_g in the V_d ranging from 2.0 to 2.8V on the body contacted FBC cell transistor for eDRAM type with $L/W = 0.15\mu\text{m}/1.0\mu\text{m}$. Each symbol of the same color means the same V_d like Logic CMOS one. The V_g that maximizes I_{sub} at each V_d is listed in the table on the right.

As shown in Fig. 28, the Logic CMOS type and eDRAM type showed almost the same I_{sub} dependence on V_g . In SOI-MOS, bell-shape like bulk MOS does not appear clearly, and V_g which gives I_{sub} max falls in the region with more than $1/2 V_d$ as shown in Fig. 28. This comes from the fact that substrate current flows more than bulk-MOS by self-heating in SOI-MOS [74] - [76]. Same checks were also made for the FBC cell transistor with $L/W = 0.15\mu\text{m}/0.18\mu\text{m}$. Note that the measured transistor's channel width W was set to be $0.18\mu\text{m}$ for the target transistor size, while a transistor with a channel width of $1.0\mu\text{m}$ was added from the viewpoint of stability of measurement. Table IV summarizes typical V_g which gives I_{sub} max for both eDRAM type and Logic CMOS one. The description above corresponds to the first step of Fig. 26.

Table IV. Summary of typical V_g at I_{sub} max conditions for both eDRAM and Logic CMOS body contacted FBC cell transistors

eDRAM type			Logic CMOS type		
W (μm)			W (μm)		
			0.18	1.00	
V_d	V_g	V_g	V_g	V_g	V_g
2.0	1.25	1.25	2.0	1.45	1.40
2.2	1.35	1.35	2.1	1.50	1.45
2.4	1.45	1.45	2.2	1.55	1.50
2.6	1.55	1.55	2.3	1.60	1.55
2.8	1.60	1.70	2.4	1.65	1.60
			2.5	1.70	1.65
			2.6	1.75	1.70
			2.7	1.80	1.75
			2.8	1.85	1.75
			2.9	1.85	1.85
			3.0	1.90	1.85
			3.1	1.90	1.90
			3.2	2.00	2.00
			3.3	2.05	2.00
			3.4	2.10	2.05
			3.5	2.20	2.05
			3.6	2.20	2.15
			3.7		2.10
			3.8	2.35	2.20
			3.9		2.20
			4.0	2.47	2.30
			4.1		2.25
			4.2	3.50	2.45
			4.3		2.50
			4.4	3.60	2.55
			4.5		2.55
			4.6	3.85	2.60
			4.7		2.70

3.3 Measurement of the HCI by I_{sub} max condition

Next the 2nd and 3rd steps in the measurements of Fig. 26 were made for eDRAM type with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$ case. The linear region I_d and V_{th} were measured again with V_d at 0.2 V and V_g at 2.3 V condition after 10 to 3000 seconds saturation region stress of V_d at 2.4 V and V_g at 1.45 V condition, which corresponds to I_{sub} max. Then the same measurements were made for saturation region stress of V_d at 2.5 V with V_g at 1.5 V, V_d at 2.6 V with V_g at 1.55 V, and V_d at 2.7 V with V_g at 1.58 V conditions, which also correspond to I_{sub} max. Figure 29(a) shows plots of ΔI_{dlin} vs. time in the V_d ranging from 2.1 to 2.7 V on the body contacted FBC cell transistor. Each symbol of the same color means the same V_d . Same measurements were also made for $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$ case. Figure 29(b) shows plots of ΔI_{dlin} vs. time in the V_d ranging from 2.4 to 2.7 V.




Figure 29(a). Plots of ΔI_{dlin} vs. time in the V_d ranging from 2.1 to 2.7 V on the body contacted FBC cell transistor of eDRAM type with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Each symbol of the same color means the same V_d . Each stress V_g (Write-in V_g) was determined by Table IV.




Figure 29(b). Plots of ΔI_{dlin} vs. time in the V_d ranging from 2.4 to 2.7 V on the body contacted FBC cell transistor of eDRAM type with $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$. Each symbol of the same color means the same V_d . Each stress V_g (Write-in V_g) was determined by Table IV.

From Fig. 29, the times were extracted in the case of $\Delta I_{dlin} = 10\%$ on each V_d . This time was defined as lifetime in this study. Figure 30 shows plots of $1/V_d$ vs. lifetime. It is generally known that the hot carrier lifetime of a semiconductor is proportional to the inverse of the power supply voltage exponent, and based on experiments, the following equation has been derived [66].

$$\text{Life Time} \sim \exp(A/V_d) \quad A \text{ is a constant specific to the material.}$$

From Fig. 30, I predicted the V_d with which lifetime becomes 50 years with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$ case was 1.67 V, and that with $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$ case was 1.78 V [67]. Therefore, judging from ΔI_{dlin} , the lifetime is smaller with $W = 1.0 \mu\text{m}$ case than that with $W = 0.18 \mu\text{m}$ case.




Figure 30. Plots of $1/V_d$ vs. lifetime of eDRAM type cell transistors on body contacted cases. Red symbols indicate $W = 0.18 \mu\text{m}$ case and blue symbols indicate $W = 1.0 \mu\text{m}$ case. Each stress V_g (Write-in V_g) was determined by Table IV.

Next Fig. 31(a) shows plots of ΔV_{thlin} vs. time in the V_d ranging from 2.1 to 2.7 V on the body contacted FBC cell transistor. Each symbol of the same color means the same V_d . Same measurements were also made for $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$ case. Figure 31(b) shows plots of ΔV_{thlin} vs. time in the V_d ranging from 2.4 to 2.7 V. From Fig. 31, the times were extracted in the case of $\Delta V_{\text{thlin}} = 10 \text{ mV}$ on each V_d . This time was also defined as lifetime in this study. Figure 32 shows plots of $1/V_d$ vs. lifetime.




Figure 31(a). Plots of ΔV_{thlin} vs. time in the V_d ranging from 2.2 to 2.7 V on the body contacted FBC cell transistor of eDRAM type with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Each symbol of the same color means the same V_d . Each stress V_g (Write-in V_g) was determined by Table IV.




Figure 31(b). Plots of ΔV_{thlin} vs. time in the V_d ranging from 2.2 to 2.7 V on the body contacted FBC cell transistor of eDRAM type with $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$. Each symbol of the same color means the same V_d . Each stress V_g (Write-in V_g) was determined by Table IV.




Figure 32. Plots of $1/V_d$ vs. lifetime determined by ΔV_{thlin} of eDRAM type cell transistors on body contacted cases. Red symbols indicate $W = 0.18 \mu\text{m}$ case and blue symbols indicate $W = 1.0 \mu\text{m}$ case. Each stress V_g (Write-in V_g) was determined by Table IV.

Each stress V_g (Write-in V_g) was determined by Table IV. From Fig. 32, I predicted the V_d with which lifetime becomes 50 years with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$ case was 1.71 V, and that with $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$ case was 1.75 V. Therefore, judging from ΔV_{thlin} , the lifetime is also smaller with $W = 1.0 \mu\text{m}$ case than that with $W = 0.18 \mu\text{m}$ case.

Next, the same measurements were made for Logic CMOS type. Measurement results are showed in Fig. 33(a) for the case of $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$, and in Fig. 33(b) for the case of $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$. From Fig. 33, the lifetime was extracted on each V_d . Figure 34 shows plots of $1/V_d$ vs. lifetime. From Fig. 34, I predicted the V_d with which lifetime becomes 50 years with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$ case was 2.13 V, and that with $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$ case was 2.27 V.




Figure 33(a). Plots of ΔI_{dlin} vs. time in the V_d ranging from 2.7 to 3.1 V on the body contacted FBC cell transistor of Logic CMOS type with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Each symbol of the same color means the same V_d . Each stress V_g (Write-in V_g) was determined by Table IV.




Figure 33(b). Plots of ΔI_{dlin} vs. time in the V_d ranging from 2.8 to 3.6 V on the body contacted FBC cell transistor of Logic CMOS type with $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$. Each symbol of the same color means the same V_d . Each stress V_g (Write-in V_g) was determined by Table IV.




Figure 34. Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors on body contacted cases. Red symbols indicate $W = 1.0 \mu m$ case and blue symbols indicate $W = 0.18 \mu m$ case. Each stress V_g (Write-in V_g) was determined by Table IV.

Next Fig. 35(a) shows plots of ΔV_{thlin} vs. time in the V_d ranging from 2.1 to 2.7 V on the body contacted FBC cell transistor. Each symbol of the same color means the same V_d . Same measurements were also made for $L/W = 0.15 \mu m/0.18 \mu m$ case. Figure 35(b) shows plots of ΔV_{thlin} vs. time in the V_d ranging from 2.4 to 2.7 V. From Fig. 35, the lifetime was extracted on each V_d . Figure 36 shows plots of $1/V_d$ vs. lifetime. From Fig. 36, I predicted the V_d with which lifetime becomes 50 years with $L/W = 0.15 \mu m/1.0 \mu m$ case and that with $L/W = 0.15 \mu m/0.18 \mu m$ case were 2.22 V. Figure 36 shows that the lifetime of the Logic CMOS type transistors showed no significant dependence on channel width W . Table V shows a summary of the V_d of 50 years of lifetime under I_{sub} max condition. The V_d of 50 years of lifetime of Logic CMOS type drastically improves by 0.5 ~ 0.6 V against eDRAM type. Considering that the parameter that directly affects cell readout is not ΔV_{th} but ΔI_d at constant gate voltage, I decided to adopt ΔI_{dlin} for the HCI specification of FBC from now on.




Figure 35(a). Plots of ΔV_{thlin} vs. time in the V_d ranging from 2.2 to 2.7 V on the body contacted FBC cell transistor of eDRAM type with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Each symbol of the same color means the same V_d . Each stress V_g (Write-in V_g) was determined by Table IV.




Figure 35(b). Plots of ΔV_{thlin} vs. time in the V_d ranging from 2.2 to 2.7 V on the body contacted FBC cell transistor of eDRAM type with $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$. Each symbol of the same color means the same V_d . Each stress V_g (Write-in V_g) was determined by Table IV.




Figure 36. Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors on body contacted cases. Red symbols indicate $W = 1.0 \mu\text{m}$ case and blue symbols indicate $W = 0.18 \mu\text{m}$ case. Each stress V_g (Write-in V_g) was determined by Table IV.

Table V. Summary of V_d of 50 years of lifetime under the I_{sub} max condition on body contacted cases

		V_d (V) by Δid		V_d (V) by ΔV_{th}	
		W (μm)	W (μm)	W (μm)	W (μm)
	T_{SOI} (nm)	0.18	1.0	0.18	1.0
eDRAM type	55	1.78	1.67	1.75	1.71
Logic CMOS type	55	2.27	2.13	2.22	2.22

(V)

3.4 Analysis of difference in the HCI between eDRAM type and Logic CMOS one

As shown in Table V, the eDRAM type was inferior to the Logic CMOS one from the viewpoint of the V_d of 50 years of lifetime. Furthermore, the eDRAM type does not meet the V_d criteria of 2.3 V as 50 years of lifetime. There is a difference in cross-sectional structure between eDRAM type and Logic CMOS one. Figures 24(a) and 24(b) show that the SiO_2 thickness between SiN nitride film and silicon substrate are different. In eDRAM type, the SiO_2 located right next to the gate electrode is a thermal SiO_2 and the thickness is 10 nm and that of the Logic CMOS type is TEOS oxide and the thickness is 20 nm. It seems that the nitride sidewall existing outside of the SiO_2 becomes the source of the defects and trap center. Therefore, it seems that the influence from the nitride sidewall is more weakened in the Logic CMOS type compared with the eDRAM one by the difference of thickness of this SiO_2 [63]. Based on the analysis up to this point, I will now focus our discussion on Logic CMOS type.

3.5 $V_g = V_d$ model of hot carrier effect in SOI MOS transistors

Regarding the maximum condition of hot carrier effect in SOI MOS, there are two groups: one group argues for the I_{sub} max condition as in Bulk-MOS [52] – [54, 55], and the other group argues for $V_g = V_d$ (I_g max condition) [56] – [59], which is different from Bulk-MOS, and even now there is no settled theory. Briefly explain the basis for claiming that the maximum condition for hot carrier effect in SOI MOS is $V_g = V_d$ (I_g max condition). Before that, I will review the basis for claiming that the I_{sub} max condition is the maximum condition for hot carrier effect in SOI MOS. As shown in Fig. 37, in Bulk MOS devices, the hot carrier effect occurs due to carrier migration and collisions.




Figure 37. Schematic diagram of the hot carrier effect in Bulk MOS

I_{sub} max is the maximum value of the substrate current and is the condition under which carrier migration and collisions occur most frequently. Hot carrier effect becomes more pronounced. On the other hand, the $V_g = V_d$ model is as follows. As shown in Fig. 38, in SOI devices, the channel is insulated from the substrate by the insulator, which limits carrier migration and tends to suppress I_{sub} (is it there in the first place?). Therefore, in SOI devices, the hot carrier effect is reduced due to the limitation by the insulator, and maximization of hot carriers under I_{sub} max conditions is not expected. Rather, the $V_g =$

V_d condition, where the electric field in the channel is maximized, is considered to be the condition for maximum hot carrier effect.




Figure 38. Schematic diagram of the hot carrier effect in SOI-MOS

3.6 Analysis of the HCI of Logic CMOS type cell transistor

As shown in Fig. 39 the actual maximum point of hot carrier effect in SOI-MOS depends on physical conditions such as device geometry, impurity concentration in the drain, thickness of the SOI-Si layer, thickness of the buried oxide layer, etc., and it is difficult to draw a general conclusion.




Figure 39. Factors affecting Hot Carrier Effect in SOI-MOS

So next I also checked the V_g at V_d (I_g max) condition. Thus, I measured the lifetime in both V_g at V_d case and I_{sub} max cases. In I_{sub} max case, body contact was needed in order to check I_{sub} . On the other hand, the body contact was not needed for $V_g = V_d$ case, but the body contact was applied to $V_g = V_d$ case as well in order to accurately compare $V_g = V_d$ and I_{sub} max case. To be precise, with and without body contact measurements were done for $V_g = V_d$ case. For comparison, without body contact measurements were also added to I_{sub} max case. Measurement results of the Logic CMOS type cell transistor in $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$ cases were shown in Fig. 40(a), Fig. 40 (b), Fig. 40(c) and Fig. 40(d). Table VI shows a summary of Fig. 40.




Figure 40(a). Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors in body contacted cases of $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Stress conditions differ in two cases.

Open black symbols indicate $V_g = V_d$ case.

Open red symbols indicate $I_{sub} \text{ max}$ case. Each stress V_g (Write-in V_g) was determined by Table IV.




Figure 40(b). Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors in floating body cases of $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Stress conditions differ in two cases.

Closed blue symbols indicate $V_g = V_d$ case.

Closed red symbols indicate I_{sub} max case. Each stress V_g (Write-in V_g) was determined by Table IV.




Figure 40(c). Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors in stress condition of $V_g = V_d$ cases of $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Body potential differ in two cases.

Open black symbols indicate Body Contacted case (V_{sub} at 0 V).

Closed blue symbols indicate floating body case.




Figure 40(d). Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors in stress condition of I_{sub} max cases of $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Body potential differ in two cases.

Each stress V_g (Write-in V_g) was determined by Table IV.

Open red symbols indicate body contacted case (V_{sub} at 0 V).

Closed red symbols indicate floating body case.

Table VI. Dependence of V_d of 50 years of lifetime on stress and body potential conditions. Logic CMOS type cell transistors with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$.

Stress condition		V_d (V)
Body contacted ($V_{sub} = 0$ V)	$V_d = V_g$	1.94
	I_{sub} max	2.13
Floating Body	$V_d = V_g$	2.13
	I_{sub} max	2.50

Figures 40(a) and 40(b) compare the difference between $I_{\text{sub max}}$ and $V_g = V_d$ cases. Figures 40(c) and 40(d) compare the difference between with and without body contact cases. Figures 40(a) and 40(b) show that the V_d of 50 years of lifetime in $V_g = V_d$ condition was lower than $I_{\text{sub max}}$ case both with and without body contact cases. This means that the degradation of V_d is bigger in the $V_g = V_d$ condition than in $I_{\text{sub max}}$ case. Figures 40(c) and 40(d) show that the V_d of 50 years of lifetime with body contact case was lower than without body contact case both in $I_{\text{sub max}}$ and $V_g = V_d$ cases. I proposed the following model. It seems that the electric potential between gate and body was reduced by higher body potential by floating body effect without body contact case. Since HCI is proportional to electric field strength in body region of MOSFET [80], the HCI with body floating case seems to be more weakened than body contacted case. To confirm this model, the $I_d - V_g$ measurement was performed by applying a potential from the body terminal in Fig. 27. Figure 41 shows plots of I_d vs. V_g in the V_{sub} (substrate voltage) ranging from 0.0 to 1.0 V for FBC cell transistor of Logic CMOS type with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Each symbol of the same color means the same V_{sub} .




Figure 41. Plots of I_d vs. V_g in the V_{sub} ranging from 0.0 to 1.0 V of the FBC cell transistor of Logic CMOS type with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$. Each symbol of the same color means the same V_{sub} .

As shown in Fig. 41, V_{sub} at 0.7 V case shows almost the same plots as floating body case. In addition, measurements of ΔI_{dlin} vs. time were also made under V_{sub} at 0.7 V condition. Figure 42 shows plots of $1/V_d$ vs. lifetime. From Fig. 42, I predicted the lifetime with I_{sub} max was 2.55 V, and that with $V_g = V_d$ case was 2.34 V as shown in Table VII.




Figure 42. Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$ and V_{sub} at 0.7 V.

Stress conditions differ in two cases.

Closed blue symbols indicate I_{sub} max case. Each stress V_g (Write-in V_g) was determined by Table IV.

Open blue symbols indicate $V_g = V_d$ case.

Table VII. Summary of V_d of 50 years of lifetime under V_{sub} at 0.7 V condition. Logic CMOS type cell transistors with $L/W = 0.15 \mu\text{m}/1.0 \mu\text{m}$.

Stress condition		V_d (V)
Body contacted ($V_{sub} = 0.7 \text{ V}$)	$V_d = V_g$	2.27
	$I_{sub} \text{ max}$	2.50

From Table VI and VII, under $I_{sub} \text{ max}$ condition, V_d of 50 years of lifetime in body floating case and V_{sub} at 0.7 V case show almost the same value. These facts experimentally show that the body potential of floating body is 0.7 V in $I_{sub} \text{ max}$ condition. In other words, degradation of V_d is improved 0.7 V by the floating body effect under $I_{sub} \text{ max}$ condition in the FBC (SOI-MOS). The floating body effect in the FBC corresponds to the introduction of a cathode in the vacuum tube described in Chapter 1, which reduces damage to the device and significantly extends its lifetime. Under $V_g = V_d$ case, V_d of 50 years of lifetime in body contacted case and body floating case were 2.00 V and 2.19 V respectively. Although not actually measured experimentally, from Table VI and Table VII, it can be assumed that the body potential of $V_g = V_d$ case is thought to be raised, by floating effect not as good as $I_{sub} \text{ max}$ case, but with considerable amount over the body contacted case.

Body potential of real cell transistors of FBC is floating, so it needs to be cleared that V_d of 50 years of lifetime is higher than 2.3 V with $W = 0.18 \mu\text{m}$ and stress condition of $V_g = V_d$ without body contact. As mentioned before, the measured transistor's channel width was set to $0.18 \mu\text{m}$ for the target transistor size but a transistor with a channel width of $1.0 \mu\text{m}$ was used in the experiments so far from the viewpoint of stability of measurement. As shown in Table VI, in $W = 1.0 \mu\text{m}$ with body floating case, the V_d of 50 years of lifetime is 2.19 V at the worst condition of $V_d = V_g$, so in this case specification has not been reached. Thus, measurement results of the Logic CMOS type cell transistor

in $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$ cases were shown in Fig. 43(a), Fig. 43(b), Fig. 43(c) and Fig. 43(d). Table VIII shows a summary of Fig. 43.




Figure 43(a). Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors in body contacted cases (V_{sub} at 0 V) of $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$. Stress condition differs in two cases.

Open red symbols indicate I_{sub} max case. Each stress V_g (Write-in V_g) was determined by Table IV.

Closed blue symbols indicate $V_g = V_d$ case.




Figure 43(b). Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors in floating body cases of $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$. Stress condition differs in two cases.

Closed blue symbols indicate $V_g = V_d$ case.

Closed red symbols indicate $I_{\text{sub max}}$ case. Each stress V_g (Write-in V_g) was determined by Table IV.




Figure 43(c). Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors in stress condition of $V_g = V_d$ cases of $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$. Body potential differs in two cases.

Closed triangle gray symbols indicate body contacted case (V_{sub} at 0 V).

Closed rectangle blue symbols indicate body floating case.




Figure 43(d). Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors in stress condition of I_{sub} max cases of $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$. Body potential differs in two cases. Each stress V_g (Write-in V_g) was determined by Table IV. Open red symbols indicate body contacted case (V_{sub} at 0 V). Closed red symbols indicate floating body case.

Table VIII. Dependence of V_d of 50 years of lifetime on stress conditions of Logic CMOS type cell transistors with $L/W = 0.15 \mu\text{m}/0.18 \mu\text{m}$ and $0.15 \mu\text{m}/1.0 \mu\text{m}$.

	V_d (V)			
	I_{sub} max		$V_g = V_d$	
	W (μm)	W (μm)	W (μm)	W (μm)
	0.18	1.00	0.18	1.00
Body contacted	2.30	2.13	2.22	1.94
Floating body	2.56	2.50	2.30	2.13

Figures 43(a) and 43(b) compare the difference between I_{sub} max and $V_g = V_d$ cases. Figures 43(c) and 43(d) compare the difference between with and without body contact cases like $W = 1.0 \mu\text{m}$ case. Figures 43(a) and 43(b) show that the V_d of 50 years of lifetime in $V_g = V_d$ condition was lower than I_{sub} max case both with and without body

contacted cases as same as $L/W = 0.15 \text{ } \mu\text{m}/1.0 \text{ } \mu\text{m}$ cases. Figures 43(c) and 43(d) show that the V_d of 50 years of lifetime without body contacted case were higher than with body contact case both in I_{sub} max and $V_g = V_d$ cases as same as $L/W = 0.15 \text{ } \mu\text{m}/1.0 \text{ } \mu\text{m}$ cases. In $L/W = 0.15 \text{ } \mu\text{m}/0.18 \text{ } \mu\text{m}$ cases, V_d of 50 years of lifetime shows almost the same dependence on stress conditions and body potential as same as $L/W = 0.15 \text{ } \mu\text{m}/1.0 \text{ } \mu\text{m}$ cases. As shown in Table VIII, in the case of the Logic CMOS type cell transistor with $L/W = 0.15 \text{ } \mu\text{m}/0.18 \text{ } \mu\text{m}$ without body contact of stress condition with $V_g = V_d$ case, the V_d of 50 years of lifetime is 2.36 V. In this real size FBC, finally the HCI specification of 2.3 V has been satisfied.

3.7 Analysis of geometrical effect of channel length L on the HCI

As shown in Table VIII, $V_g = V_d$ is worst stress condition also in $W = 0.18 \mu\text{m}$ real cell transistor case under floating body condition. As shown in Table VIII, small W and Floating body case show large V_d , and $V_g = V_d$ case shows small V_d . So lastly, the dependence of degradation of V_d on channel width W and channel length L were analyzed for Logic CMOS type cell transistors with floating body condition on $V_g = V_d$ case. Figure 39 shows the Plots of $1/V_d$ vs. lifetime in case of L ranging from 0.15 to 0.3 μm . From Fig. 44, I predicted the lifetime and Fig. 45 shows plots of L vs. V_d of 50 years of lifetime. V_d of 50 years of lifetime becomes smaller as L becomes smaller as shown in Fig. 45. If the voltage between Source and Drain is constant, the electric field strength in channel length direction simply becomes large as channel length becomes smaller.




Figure 44. Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors with floating body condition on $V_g = V_d$ and $W = 2.0 \mu\text{m}$.

Channel length L differs in the three cases.

Closed pink rectangle symbols indicate $L = 0.15 \mu\text{m}$ case.

Closed red triangle symbols indicate $L = 0.20 \mu\text{m}$ case.

Closed blue circle symbols indicate $L = 0.30 \mu\text{m}$ case.




Figure 45. Plots of V_d of ten years of lifetime vs. channel length L from Fig. 44 of Logic CMOS type cell transistors.

3.8 Analysis of geometrical effect of channel width W on the HCI

Figure 46 shows the plots of $1/V_d$ vs. lifetime in case of W ranging from 0.18 to 2.0 μm of Logic CMOS type cell transistors with floating body condition on $V_g = V_d$ and $L = 0.15\mu\text{m}$ case. From Fig. 46, I predicted the V_d of 50 years of lifetime, and Fig. 47 shows plots of W vs. V_d of 50 years of lifetime. V_d of 50 years of lifetime becomes larger as W becomes smaller as shown in Fig. 47. If the voltage between Source and Drain is constant, electric field strength in an edge part is thought to be more weakened with smaller W by fringe field effect. In other words, the electric field in the channel relaxes due to fringe field effect in the small W region [79] – [81]. It seems that also in channel width directions, V_d of 50 years of lifetime is lower in the direction of stronger electric field [80]. In this study, our measurement results show good agreement with this logic.




Figure 46. Plots of $1/V_d$ vs. lifetime of Logic CMOS type cell transistors with floating body condition on $V_g = V_d$ and $L = 0.15 \mu\text{m}$.

Channel width W differs in the four cases.

Closed blue rectangle symbols indicate $W = 0.18 \mu\text{m}$ case.

Closed red rectangle symbols indicate $W = 1.0 \mu\text{m}$ case.

Open blue triangle symbols indicate $W = 2.0 \mu\text{m}$ case.




Figure 47. Plots of V_d of ten years of lifetime vs. channel width W from Fig. 46 of Logic CMOS type cell transistors.

Chapter 4 Conclusion

In the process of developing FBC [56, 59], HCI of SOI-MOS was experimentally analyzed. In FBC, under the condition of $V_g = V_d$, a 10% degradation in I_d over 50 years was observed at $V_d = 2.3$ V. This means that FBC can operate for 50 years. Based on the structural difference between the Logic CMOS type and the eDRAM one, I experimentally clarified the importance of the sidewall structure of the cell transistor MOS of the FBC in the view point of HCI, especially the SiN and the SiO₂ film thickness. The worst stress condition in the Logic CMOS type HCI was clarified to be $V_g = V_d$ condition, not I_{sub} max one [68] - [71]. In both $V_g = V_d$ condition and I_{sub} max one, floating body effect improved the Logic CMOS type HCI. It was elucidated that the Logic CMOS type HCI was improved by the reduction of the channel width W [79] – [81]. I confirmed that the HCI specification of 2.3V of the FBC can be achieved at $V_g = V_d$ condition (worst stress condition) of the actual specification cell transistor by the above-mentioned comprehensive effects. In FBC (SOI-MOS), I experimentally confirmed that the presence of the buried oxide layer suppressed the hot carrier effect. The incorporation of a cathode in vacuum tubes, which extends their lifetime by reducing the work function and raising the Fermi level without changing the fundamental operating principle, thereby suppressing thermal electron acceleration and minimizing damage, is also considered to occur in FBC, and our prediction is considered to have been correct.

Acknowledgements

We would like to thank Mr. F. Inoue and Mr. N. Yasutake for their successful encouragement. We would like to express my sincere gratitude to our supervisor Prof. S. Tanda for the continuous support of our Ph.D. study. We would like to thank Prof. K. Inagaki and Prof. K. Ichimura for giving us useful advice on our study and presentations. We would like to thank Mr. S. Taniguchi and Mr. Y. Minami for their support throughout measurement of the FBC. We would like to thank T. Shino, H. Furuhashi, J. Nishimura, T. Higashi, K. Fujita, K. Hatsuda, R. Fukuda, T. Kajiyama, Dr. H. Ishiuchi, Y. Kohyama, K. Inoh, A. Azuma, Y. Fukuzumi, S. Nitta, N. Kusunoki, H. Tanimoto, S. Kawanaka, F. Matsuoka, Prof. T. Ikehashi, A. Sakamoto, T. Yamada, Y. Watanabe, N. Ikumi, M. Sato, T. Kondo, Dr. A. Nitayama, Dr. H. Miyajima, Dr. T. Hamamoto, and Dr. T. Ohsawa for their fruitful discussions. We also would like to thank Mr. Y. Saitoh, Mr. S. Tobita, Mr. I. Tagashira, Mr. H. Niiyama, and Mr. Y. Makino for their support throughout manufacturing of the FBC.

Bibliography

- [1] Henry Joseph Round, “VACUUM TUBE,” in US1649489A (1927)
- [2] 桜庭一郎, “電子管工学 第2版”, 森北出版, 35 (1989)
- [3] M. Yoshimi, M. Terauchi, A. Nishiyama, O. Arisumi, A. Murakoshi, K. Matsuzawa, N. Shigyo, S. Takeno, M. Tomita, K. Suzuki, Y. Ushiku, and H. Tango, “Suppression of the floating body effect in SOI MOSFET’s by the band-gap engineering method using a Si Ge source structure,” in IEEE Trans. Electron Devices, **44**, 423 (1997).
- [4] M. Rack, F. Allibert, and J.-P. Raskin, “Modeling of Semiconductor Substrates for RF Applications: Part I—Static and Dynamic Physics of Carriers and Traps,” in IEEE Trans. Electron Devices, **33**, 1342 (2012).
- [5] J. L. Padilla, F. Gámiz, and A. Godoy, “A Simple Approach to Quantum Confinement in Tunneling Field-Effect Transistors,” in
- [4] S. Okhonin, M. Nagoga, J.M. Sallese, and P. Fazan, "A capacitor-less 1T- DRAM Cell," in IEEE Trans. Electron Device Letters, **23**, 85 (2002).
- [5] A. Wei, J. Sherony, and A. Antoniadis, “Effect of Floating-Body Charge on SOI MOSFET Design,” in IEEE Trans. Electron Devices, **45**, 430 (1998).
- [6] G. G. Shahidi, “Mainstreaming in SOI technology,” in Proc. ESSDERC, 3 (1999).
- [7] W. Mueller, G. Aichmayr, W. Bergner, E. Erben, T. Hecht, C. Kapteyn, A. Kersch, S. Kudelka, F. Lau, J. Luetzen, A. Orth, J. Nuetzel, T. Schloesser, A. Scholz, U. Schroeder, A. Sieck, A. Spitzer, M. Strasser, P.-F. Wang, S. Wege, and R. Weis, "Challenges for the DRAM cell scaling to 40nm," in IEDM Technical Digest, 339 (2005).
- [8] G. Krieger, P.P. Cuevas, and M.N. Misheloff, “The Effect of Impact Ionization Induced Bipolar Action on n-Channel Hot-Electron Degradation,” in IEEE Trans. Electron Device Letters, **9**, 26 (1988).
- [9] T. Poorter and P. Zoestbergen, “Hot carrier effects in MOS transistors,” in IEDM Technical Digest, 100 (1984).
- [10] N.-H. Lee, S. Lee, S-H Kim, G-J Kim, KW. Lee, YS. Lee, YC. Hwang, HS. Kim, and S. Pae, "Transistor Reliability Characterization for Advanced DRAM with HK+MG & EUV process technology," in IRPS Technical Digest, 6A. 1-1 (2022)

- [11] C.-Y. Wang, Y.-H. Wu, A. Ku, I. Chang, and T. Kao, "Oxide-nitride storage dielectric formation in a single furnace process for trench DRAM," in *IEEE Trans. Electron Device Letters*, **27**, 734 (2006).
- [12] Thomas A. Edison, "Electrical indicator," in US 307031 (1884)
- [13] J. A. Fleming, "Instrument for Converting Alternating Electric Currents into Continuous Currents," in US 803, 684 (1905).
- [14] L. DE FOREST, "Device for Amplifying Feeble Electrical Currents," in U.S 841,387 (1907).
- [15] L. DE FOREST, "Space Telegraphy (increased sensitivity detector – clearly shows grid)," in U.S 879, 532 (1907).
- [16] Kamerlingh Onnes, "The Condensation of Helium," *Nature* **77** 581 (1908).
- [17] J. Bardeen and W. H. Brattain, "The Transistor, A Semi-Conductor Triode," *Phys. Rev.* **74**, 230 (1948).
- [18] W. Shockley, "The theory of p-n junctions in semiconductors and p-n junction transistors," *The Bell System Technical Journal*, **28**, 435 (1949).
- [19] Danilo Ferreira de Souzaa, Pedro Paulo Fernandes da Silvaa, Luiz Fernando Almeida Fontenelea, Gunther Damaceno Barbosab, and Marcelo de Oliveira Jesus, "Efficiency, quality, and environmental impacts: A comparative study of residential artificial lighting," in *Energy Reports*, **5**, 409 (2019).
- [20] T. Chiba, T. Iwase, Y. Yoshida, and I. Shirakawa, "History of developing and commercializing families of solid-state calculators," *Third IEEE History of ELection-technology Conference*, 1 (2012) .
- [21] Chris A. Mack, "Fifty Years of Moore's Law", *IEEE Transactions on Semiconductor Manufacturing*, **24**, 202 (2011).
- [22] H. Radamson, Y. Miao, Z. Zhou, Z. Wu, Z. Kong, J. Gao, H. Yang, Y. Ren, Y. Zhang, J. Shi, J. Xiang, H. Cui, B. Lu, J. Li, J. Liu, H. Lin, H. Xu, M. Li, J. Cao, C. He, X. Duan, X. Zhao, J. Su, Y. Du, J. Yu, Y. Wu, M. Jiang, D. Liang, B. Li, Y. Dong, G. Wang, and H. Radamson, "CMOS Scaling for the 5 nm Node and Beyond: Device, Process and Technology," *Nanomaterials*, **14**, 837 (2024).
- [23] Jack S. Kilby, Nobel lecture (2000)

- [24] I. Shirakawa, N. Okuda, T. Harada, S. Tanu, and H. Ozaki, "Layout System for the Random Logic Portion of MOS LSI, " in IEEE 17th Design Automation Conference, 92 (1980).
- [25] Sah Chih-Tang, "Evolution of the MOS transistor-from conception to VLSI," in Proc. IEEE, **76**, 1280 (1988).
- [26] S. Y. Chiang, D. Pettengill, and P. V. Voorde, "Bipolar device design for circuit performance optimization," in Proc. BCTM, 172 (1990).
- [27] S. Sasikala, P Sivaranjani, K. Saravanan, and C. Umabharathi, "Review on Logic Styles in CMOS and FinFET Technology," in 15th International Conference on Computing Communication and Networking Technologies (2024).
- [28] P. Dimitrakis, F. Balestra, and G.J. Papaioannou, "Hot-carrier effects in 0.15 μ m low dose SIMOX N-MOSFETs," in ASDAM 2000. Conference Proceedings. Third International EuroConference on Advanced Semiconductor Devices and Microsystems (Cat. No.00EX386)
- [29] Yu-Cherng Hung, Jian-Cheng Chen, Shao-Hui Shieh, and Chiou-Kou Tung, "A survey of low-voltage low-power technique and challenge for CMOS signal processing circuits," in Proceedings of the 12th International Symposium on Integrated Circuits, 554 (2009).
- [30] V. Elizabeth Hill, "The Preservation of Sound Recordings", Music Reference Services Quarterly, **15**, 88 (2012).
- [31] Chandru J. Shahani, Basil Manns, and Michele Youket "LONGEVITY OF CD MEDIA RESEARCH AT THE LIBRARY OF CONGRESS," in Library of Congress. (2009)
- [32] Ward Van Heddeghem, Sofie Lambert, Bart Lannoo, Didier Colle, Mario Pickavet, and Piet Demeester, "Trends in worldwide ICT electricity consumption from 2007 to 2012," in Computer Communications, **50**, 64 (2014).
- [33] Y. Yamaguchi, A. Ishibashi, M. Shimizu, T. Nishimura, K. Tsukamoto, K. Horie, and Y. Akasaka, "A high-speed 0.6 μ m 16 K CMOS gate array on a thin SIMOX film," in IEEE Trans. Electron Devices, **40**, 179 (1993).
- [34] G. G. Shahidi, C. A. Anderson, B. A. Chappell, T. I. Chappell, J. H. Comfort, B. Davari, R. H. Dennard, R. L. Franch, P. A. McFarland, J. S. Neely, T. H. Ning, M. R.

- Polcari, and J. D. Warnock, "A room temperature 0.1 μm CMOS on SOI," in IEEE Trans. Electron Devices, **41**, 2405 (1994).
- [35] B.-Y. Huang, M. Racanelli, M. Huang, J. Foerstner, S. Wilson, T. Wetteroth, S. Wald, J. Rugg, and S. Cheng, "SOI technology for low power applications," in Ext. Abst. Int. Conf. SSDM, 268 (1994).
- [36] T. Fuse, Y. Oowaki, M. Terauchi, S. Watanabe, M. Yoshimi, K. Ohuchi, and J. Matsunaga, "0.5 V SOI CMOS pass-gate logic," in Dig. IEEE ISSCC, 88 (1996).
- [37] M. Ino, H. Sawada, K. Nishimura, M. Urano, H. Suto, S. Date, T. Ishihara, T. Takeda, Y. Kado, H. Inokawa, T. Tsuchiya, Y. Sakakibara, Y. Arita, K. Izumi, K. Takeya, and T. Sakai, "0.25 μm CMOS/SIMOX gate array LSI," in Dig. IEEE ISSCC, 86 (1996).
- [38] M. Yoshimi, M. Takahashi, T. Wada, K. Kato, S. Kambayashi, M. Kemmochi, and K. Natori, "Analysis of the drain breakdown mechanism in ultrathin-film SOI MOSFET's," in IEEE Trans. Electron Devices, **37**, 2015 (1990).
- [39] K. Kato, T. Wada, and K. Taniguchi, "Analysis of kink characteristics in silicon-on-insulator MOSFET's using two-carrier modeling," in IEEE Trans. Electron Devices, **32**, 458 (1985).
- [40] J. G. Fossum, R. Sundaresan, and M. Matloubian, "Anomalous subthreshold current-voltage characteristics of n-channel SOI MOSFET's," in IEEE Trans. Electron Device Lett., **8**, 544 (1987).
- [41] K. Kato and K. Taniguchi, "Numerical analysis of switching characteristics of SOI MOSFET's," in IEEE Trans. Electron Devices, **33**, 133 (1986).
- [42] M. Yoshimi, H. Hazama, M. Takahashi, S. Kambayashi, T. Wada, K. Kato, and H. Tango, "Two-dimensional simulation and measurement on high-performance MOSFET's made on a very thin SOI film," in IEEE Trans. Electron Devices, **36**, 493 (1989).
- [43] H. Iwata and T. Ohzone, "Numerical analysis of alpha-particle-induced soft errors in SOI MOS devices," in IEEE Trans. Electron Devices, **39**, 1184 (1992).
- [44] M. Yoshimi, M. Terauchi, A. Murakoshi, M. Takahashi, K. Matsuzawa, N. Shigyo, and Y. Ushiku, "Technology trends of silicon-on-insulator— Its advantages and problems to be solved," in IEDM Tech. Dig., 429 (1994)
- [45] T. Ohsawa, K. Fujita, T. Higashi, Y. Iwata, T. Kajiyama, Y. Asao, and K. Sunouchi, "Memory design using one-transistor gain cell on SOI," in Proc. IEEE Int. Solid-State Circuits Conf., 152 (2002).

- [46] K. Inoh, T. Shino, H. Yamada, H. Nakajima, Y. Minami, T. Yamada, T. Ohsawa, T. Higashi, K. Fujita, T. Ikehashi, T. Kajiyama, Y. Fukuzumi, T. Hamamoto, and H. Ishiuchi, "FBC (floating body cell) for embedded DRAM on sol," in VLSI symp. Tech. Dig., 63 (2003).
- [47] A. Villaret, R. Ranica, P. Mazoyer, P. Candelier, F. Jacquet, S. Cristoloveanu, and T. Skotnicki, "Triple-well MOSFET evaluated as a capacitor-less DRAM cell for nanoscale low-cost & high density applications", Proc. VLSI Nanoworkshop, 40 (2003).
- [48] E. Yoshida and T. Tanaka, "A design of a capacitor less 1T DRAM cell using gate induced drain leakage (GIDL) current for low-power and high-speed embedded memory", IEDM Tech. Dig., 913 (2003).
- [49] R. Ranica, A. Villaret, P. Malinge, P. Mazoyer, D. Lenoble, P. Candelier, F. Jacquet, P. Masson, R. Bouchakour, R. Fournel, J. P. Schoellkopf, and T. Skotnicki, "A one transistor cell on bulk substrate (1T Bulk) for low-cost and high density eDRAM", VLSI symp. Tech. Dig., 128 (2004).
- [50] T. Shino, T. Higashi, K. Fujita, T. Ohsawa, Minami, T. Yamada, M. Morikado, H. Nakajima, K. Inoh, T. Hamamoto, and A. Nitayama, "Highly scalable FBC (floating body cell) with 25 nm BOX structure for embedded DRAM applications", VLSI Symp. Tech. Dig., 132 (2004).
- [51] T. Shino, T. Higashi, N. Kusunoki, K. Fujita, T. Ohsawa, N. Aoki, H. Tanimoto, Y. Minami, T. Yamada, M. Morikado, H. Nakajima, K. Inoh, T. Hamamoto, and A. Nitayama, "Fully depleted FBC (floating body cell) with enlarged signal window and excellent logic process capability", IEDM Tech. Dig., 281 (2004).
- [52] T. Ohsawa, K. Fujita, K. Hatsuda, T. Higashi, M. Morikado, Y. Minami, T. Shino, H. Nakajima, K. Inoh, T. Hamamoto, and S. Watanabe, "An 18.5 ns 128 Mb soi DRAM with a floating body cell", Proc. IEEE Int. Solid-State Circuits Conf., 458 (2005).
- [53] K. Hatsuda, K. Fujita, and T. Ohsawa, "A 333 MHz random cycle DRAM using the floating body cell", Proc. IEEE Custom Integrated Circuits Conf., 259 (2005).
- [54] T. Shino, Ohsawa, T. Higashi, K. Fujita, N. Kusunoki, Minami, M. Morikado, H. Nakajima, K. Inoh, T. Hamamoto, and A. Nitayama, "Operation voltage dependence of memory cell characteristics in fully depleted floating body cell", IEEE Trans. Electron Devices, **52**, 2220 (2005).

- [55] T. Shino, Ohsawa, T. Higashi, K. Fujita, N. Kusunoki, Minami, M. Morikado, H. Nakajima, K. Inoh, T. Hamamoto, and A. Nitayama, "Operation voltage dependence of memory cell characteristics in fully depleted floating body cell", IEEE Trans. Electron Devices, **52**, 2220 (2005).
- [56] Y. Minami, T. Shino, A. Sakamoto, T. Higashi, N. Kusunoki, K. Fujita, K. Hatsuda, T. Ohsawa, N. Aoki, H. Tanimoto, M. Morikado, H. Nakajima, K. Inoh, T. Hamamoto, and A. Nitayama, "A floating body cell (FBC) fully compatible with 90nm CMOS technology (CMOS4) for 128 Mb SOI DRAM", IEDM Tech. Dig., 317 (2005).
- [57] T. Ohsawa, T. Higashi, K. Fujita, K. Hatsuda, N. Ikumi, T. Shino, H. Nakajima, Y. Minami, N. Kusunoki, A. Sakamoto, J. Nishimura, T. Hamamoto, and S. Fujii, "A 128 Mb floating body RAM (FBRAM) on SOI with multi-averaging scheme of dummy cell", Proc. Symp. VLSI Circuits, 224 (2006).
- [58] T. Shino, N. Kusunoki, T. Higashi, T. Ohsawa, K. Fujita, K. Hatsuda, N. Ikumi, F. Matsuoka, Y. Kajitani, R. Fukuda, Y. Watanabe, Y. Minami, A. Sakamoto, J. Nishimura, H. Nakajima, M. Morikado, K. Inoh, T. Hamamoto, and A. Nitayama, "Floating body RAM technology and its scalability to 32 mm node and beyond", IEDM Tech. Dig., 569 (2006).
- [59] T. Hamamoto, Y. Minami, T. Shino, N. Kusunoki, H. Nakajima, M. Morikado, T. Yamada, K. Inoh, A. Sakamoto, T. Higashi, K. Fujita, K. Hatsuda, T. Ohsawa, and A. Nitayama, "A floating-body cell fully compatible with 90nm CMOS technology node for a 128-MB SOI DRAM and its scalability", IEEE Trans. Electron Devices, **54**, 563 (2007).
- [60] F. Matsuoka, T. Ohsawa, T. Higashi, H. Furuhashi, K. Hatsuda, K. Fujita, R. Fukuda, N. Ikumi, T. Shino, Y. Minami, H. Nakajima, T. Hamamoto, A. Nitayama, and Y. Watanabe, "FBC's potential of 6F2 signal cell operation in multi-Gbit memories confirmed by a newly developed method for measuring signal sense margin", IEDM Tech. Dig., 39 (2007).
- [61] S. Okhonin, M. Nagoga, E. Carman, R. Beffa, and E. Faraoni, "Valence Band Tunneling Enhanced Hot Carrier Degradation in Ultra-Thin Oxide nMOSFETs", "IEDM Tech. Dig., 925, (2007).
- [62] H. Furuhashi, T. Shino, T. Ohsawa, F. Matsuoka, T. Higashi, Y. Minami, H. Nakajima, K. Fujita, R. Fukuda, T. Hamamoto, and A. Nitayama, "Scaling scenario of floating body

cell (FBC) suppressing V_{th} variation due to random dopant fluctuation”, Proc. IEEE Int. SOI Conf., 33 (2008).

[63] Takashi Ohsawa, Ryo Fukuda, Tomoki Higashi, Katsuyuki Fujita, Fumiyoshi Matsuoka, Tomoaki Shino, Hironobu Furuhashi, Yoshihiro Minami, Hirooomi Nakajima, Takeshi Hamamoto, Yohji Watanabe, Akihiro Nitayama, and Tohru Furuyama, “Autonomous refresh of floating body cell (FBC)”, IEDM Tech. Dig., 801 (2008).

[64] Takeshi Hamamoto, Yoshiaki Fukuzumi, Tomoki Higashi, Hirooomi Nakajima, Yoshihiro Minami, Tomoaki Shino, Takashi Ohsawa, and Akihiro Nitayama, “Reduction of Bipolar Disturb of Floating-Body Cell (FBC) by Silicide and Thin Silicon Film Formed at Source and Drain Regions”, IEEE Trans. Electron Devices, **57**, 1781 (2010)

[65] Takashi Ohsawa, Ryo Fukuda, Tomoki Higashi, Katsuyuki Fujita, Fumiyoshi Matsuoka, Tomoaki Shino, Hironobu Furuhashi, Yoshihiro Minami, Hirooomi Nakajima, Takeshi Hamamoto, Yohji Watanabe, Akihiro Nitayama, and Tohru Furuyama, “Autonomous Refresh of Floating-Body Cell due to Current Anomaly of Impact Ionization”, IEEE Trans. Electron Devices, **56**, 2302 (2009)

[66] E. Takeda, “An Empirical Model for Device Degradation Due to Hot-Carrier Injection”, IEEE Trans. Electron Device Letters, 4, 111 (1983)

[67] H. Nakajima, T. Shino, H. Furuhashi, J. Nishimura, T. Higashi, K. Fujita, K. Hatsuda, R. Fukuda, and T. Kajiyama, “Analysis of hot carrier instability in a floating body cell”, Japanese Journal of Applied Physics **63**, 094002 (2024)

[68] C.W. Tsai, S.H. Gu, L.P. Chiang, T. Wang, Y.C. Liu, L.S. Huang, M.C. Wang, and L.C. Hsia, “Valence-band tunneling enhanced hot carrier degradation in ultrathin oxide nMOSFETs”, IEDM Technical Digest, 139 (2000).

[69] S.H. Renn, J.L. Pelloie, and F. Balestra, “On the determination of the time-dependent degradation laws in deep submicron SOI MOSFETs”, IEDM Technical Digest, 877 (1996).

[70] Eugene-Xuejun Zhao, Shankar P. Sinha, and Dong-Hyuk Ju, “Worst case conditions for hot-carrier induced degradation of sub-100 nm partially depleted SOI MOSFETs”, IEEE Int. SOI Conf., 121 (2001).

- [71] Wen-Kuan Yeh, Wen-Han Wang, Yean-Kuen Fang, Mao-Chieh Chen, and Fu-Liang Yang, "Temperature dependence of hot-carrier-induced degradation in 0.1 μm SOI nMOSFETs with thin oxide", IEEE Trans. Electron Devices, **49**, 2157 (2002)
- [72] Wen-Han Wang, Wen-Kuan Yeh, Yean-Kuen Fang, and Fu-Liang Yang, "Hot-carrier-induced degradation on 0.1 μm partially depleted SOI CMOSFET", International Symposium on VLSI Technology, Systems, and Applications, Proceedings, 292 (2003)
- [73] B. Li, J. Gao, K. Zhao, X. Zhao, F. Yu, and W. Zhang, "Hot carrier effects of H-shaped SOI-NMOS", ICRMS 2014 Proceedings of 2014 10th International Conference on Reliability, Maintainability and Safety: More Reliable Products, More Secure Life, 123 (2014)
- [74] Pin SU, K. Goto, T. Sugii, and Chenming Hu, "Enhanced substrate current in SOI MOSFETs", IEEE Electron Device Lett., **23**, 282 (2002).
- [75] Su Pin, Goto Ken-ichi, Sugii Toshihiro, and Hu Chenming, "Excess hot carrier currents in SOI MOSFETs and its Implications", Proc. Int. Rel. Phys. Symp., 93 (2002).
- [76] Chengqing Wei, Xing Zhou, and Guan Huei See, "A New Impact-Ionization Current Model Applicable to Both Bulk and SOI MOSFETs by Considering Self-Lattice-Heating", IEEE Trans. Electron Devices, **55**, 2378 (2008)
- [77] Chia-Yu Lu, Horng-Chih Lin, Yao-Jen Lee, Yu-Lin Shie, and Chih-Cheng Chao, "Impacts of SiN-Capping Layer on the Device Characteristics and Hot-Carrier Degradation of nMOSFETs", IEEE Trans. Device and Materials Reliability, **7**, 175 (2007).
- [78] L. Selmi, M. Pavesi, Hon-Sum Wong, A. Acovic, and E. Sangiorgi, "A comparative study of hot-carrier induced light emission and degradation in bulk and SOI MOSFETs", IEDM Technical Digest, 49 (1995).
- [79] Erhong Li and S. Prasad, "Channel width dependence of NMOSFET hot carrier degradation", IEEE Trans. Electron Devices, **50**, 1545 (2003).
- [80] T. Tsuchiya, T. Kobayashi, and S. Nakajima, "Hot-carrier-injected oxide region and hot-electron trapping as the main cause in Si nMOSFET degradation", IEEE Trans. Electron Devices, **34**, 386 (1987).
- [81] C.-M. Lai, Y.-K. Fang, C.-T. Lin, and W.-K. Yeh, "The Geometry Effect of Contact Etch Stop Layer Impact on Device Performance and Reliability for 90-nm SOI nMOSFETs", IEEE Trans. Electron Devices, **53**, 2779 (2006)