HUSCAP logo Hokkaido Univ. logo

Hokkaido University Collection of Scholarly and Academic Papers >
Graduate School of Engineering / Faculty of Engineering >
北海道大学工学部研究報告 = Bulletin of the Faculty of Engineering, Hokkaido University >
No.59 >

トランジスタ多段回路の遅延時間および立上り時間の相加性について

Files in This Item:
59_39-44.pdf214.54 kBPDFView/Open
Please use this identifier to cite or link to this item:http://hdl.handle.net/2115/41024

Title: トランジスタ多段回路の遅延時間および立上り時間の相加性について
Other Titles: Additivity of Delay Time and Rise Time in Multistage Transistor Circuits
Authors: 黒部, 貞一1 Browse this author
安住, 和彦2 Browse this author
Authors(alt): Kurobe, Teiichi1
Azumi, Kazuhiko2
Issue Date: 10-Mar-1971
Publisher: 北海道大学
Journal Title: 北海道大學工學部研究報告
Journal Title(alt): Bulletin of the Faculty of Engineering, Hokkaido University
Volume: 59
Start Page: 39
End Page: 43
Type: bulletin (article)
URI: http://hdl.handle.net/2115/41024
Appears in Collections:北海道大学工学部研究報告 = Bulletin of the Faculty of Engineering, Hokkaido University > No.59

Export metadata:

OAI-PMH ( junii2 , jpcoar )


 

Feedback - Hokkaido University