|
Hokkaido University Collection of Scholarly and Academic Papers >
Graduate School of Information Science and Technology / Faculty of Information Science and Technology >
Peer-reviewed Journal Articles, etc >
Analog integrated circuits for the Lotka-Volterra competitive neural networks
| Title: | Analog integrated circuits for the Lotka-Volterra competitive neural networks |
| Authors: | Asai, Tetsuya1 Browse this author →KAKEN DB | | Ohtani, Masashiro Browse this author | | Yonezu, Hiroo Browse this author |
| Authors(alt): | 浅井, 哲也1 |
| Issue Date: | Sep-1999 |
| Publisher: | IEEE |
| Journal Title: | IEEE Transactions on Neural Networks |
| Volume: | 10 |
| Issue: | 5 |
| Start Page: | 1222 |
| End Page: | 1231 |
| Publisher DOI: | 10.1109/72.788661 |
| Abstract: | A subthreshold MOS integrated circuit (IC) is designed and fabricated for implementing a competitive neural network of the Lotka-Volterra (LV) type which is derived from conventional membrane dynamics of neurons and is used for the selection of external inputs. The steady-state solutions to the LV equation can be classified into three types, each of which represents qualitatively different selection behavior. Among the solutions, the winners-share-all (WSA) solution in which a certain number of neurons remain activated in steady states is particularly useful owing to robustness in the selection of inputs from a noisy environment. The measured results of the fabricated LV ICs agree well with the theoretical prediction as long as the influence of device mismatches is small. Furthermore, results of extensive circuit simulations prove that the large-scale LV circuit producing the WSA solution does exhibit a reliable selection compared with winner-take-all circuits, in the possible presence of device mismatches |
| Rights: | ©1999 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
IEEE, "IEEE Transactions on Neural Networks", 10-5, 1999, 1222-1231 |
| Type: | article |
| URI: | http://hdl.handle.net/2115/5414 |
| Appears in Collections: | 情報科学院・情報科学研究院 (Graduate School of Information Science and Technology / Faculty of Information Science and Technology) > 雑誌発表論文等 (Peer-reviewed Journal Articles, etc)
|
Submitter: 浅井 哲也
|
